データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

W631GG6KB15A データシート (PDF) - Winbond

W631GG6KB15A Datasheet PDF - Winbond
部品番号 W631GG6KB15A
ダウンロード  W631GG6KB15A ダウンロード

ファイルサイズ   3610.9 Kbytes
ページ   158 Pages
メーカー  WINBOND [Winbond]
ホームページ  http://www.winbond.com
Logo WINBOND - Winbond
部品情報 Double Data Rate architecture: two data transfers per clock cycle

W631GG6KB15A Datasheet (PDF)

Go To PDF Page ダウンロード データシート
W631GG6KB15A Datasheet PDF - Winbond

部品番号 W631GG6KB15A
ダウンロード  W631GG6KB15A Click to download

ファイルサイズ   3610.9 Kbytes
ページ   158 Pages
メーカー  WINBOND [Winbond]
ホームページ  http://www.winbond.com
Logo WINBOND - Winbond
部品情報 Double Data Rate architecture: two data transfers per clock cycle

W631GG6KB15A データシート (HTML) - Winbond

Back Button W631GG6KB15A Datasheet HTML 1Page - Winbond W631GG6KB15A Datasheet HTML 2Page - Winbond W631GG6KB15A Datasheet HTML 3Page - Winbond W631GG6KB15A Datasheet HTML 4Page - Winbond W631GG6KB15A Datasheet HTML 5Page - Winbond W631GG6KB15A Datasheet HTML 6Page - Winbond W631GG6KB15A Datasheet HTML 7Page - Winbond W631GG6KB15A Datasheet HTML 8Page - Winbond W631GG6KB15A Datasheet HTML 9Page - Winbond W631GG6KB15A Datasheet HTML 10Page - Winbond Next Button 

W631GG6KB15A 製品詳細

GENERAL DESCRIPTION

The W631GG6KB is a 1G bits DDR3 SDRAM, organized as 8,388,608 words x 8 banks x 16 bits. This device achieves high speed transfer rates up to 1866 Mb/sec/pin (DDR3-1866) for various applications. W631GG6KB is sorted into the following speed grades: -11, -12, 12I, 12A, 12K -15, 15I, 15A and 15K. The -11 speed grade is compliant to the DDR3-1866 (13-13-13) specification. The -12, 12I, 12A and 12K speed grades are compliant to the DDR3-1600 (11-11-11) specification (the 12I industrial grade which is guaranteed to support -40°C ≤ TCASE ≤ 95°C). The -15, 15I, 15A and 15K speed grades are compliant to the DDR3-1333 (9-9-9) specification (the 15I industrial grade which is guaranteed to support -40°C ≤ TCASE ≤ 95°C).



FEATURES

 Power Supply: VDD, VDDQ = 1.5V ± 0.075V

 Double Data Rate architecture: two data transfers per clock cycle

 Eight internal banks for concurrent operation

 8 bit prefetch architecture

 CAS Latency: 6, 7, 8, 9, 10, 11 and 13

 Burst length 8 (BL8) and burst chop 4 (BC4) modes: fixed via mode register (MRS) or selectable On The-Fly (OTF)

 Programmable read burst ordering: interleaved or nibble sequential

 Bi-directional, differential data strobes (DQS and DQS#) are transmitted / received with data

 Edge-aligned with read data and center-aligned with write data

 DLL aligns DQ and DQS transitions with clock

 Differential clock inputs (CK and CK#)

 Commands entered on each positive CK edge, data and data mask are referenced to both edges of a differential data strobe pair (double data rate)

 Posted CAS with programmable additive latency (AL = 0, CL - 1 and CL - 2) for improved command, address and data bus efficiency

 Read Latency = Additive Latency plus CAS Latency (RL = AL + CL)

 Auto-precharge operation for read and write bursts

 Refresh, Self-Refresh, Auto Self-refresh (ASR) and Partial array self refresh (PASR)

 Precharged Power Down and Active Power Down




同様の部品番号 - W631GG6KB15A

メーカー部品番号データシート部品情報
logo
Winbond
W631GU6KB-12-TR WINBOND-W631GU6KB-12-TR Datasheet
4Mb / 160P
   8M ??8 BANKS ??16 BIT DDR3L SDRAM
More results


同様の説明 - W631GG6KB15A

メーカー部品番号データシート部品情報
logo
Elite Semiconductor Mem...
M13S128324A-2M ESMT-M13S128324A-2M Datasheet
1Mb / 48P
   Double-data-rate architecture, two data transfers per clock cycle
M13S5121632A-2S ESMT-M13S5121632A-2S Datasheet
705Kb / 48P
   Double-data-rate architecture, two data transfers per clock cycle
M13S2561616A-2S ESMT-M13S2561616A-2S Datasheet
1Mb / 49P
   Double-data-rate architecture, two data transfers per clock cycle
logo
Winbond
W9412G2IB4 WINBOND-W9412G2IB4 Datasheet
832Kb / 50P
   Double Data Rate architecture; two data transfers per clock cycle
W9412G6JH-5 WINBOND-W9412G6JH-5 Datasheet
1Mb / 53P
   Double Data Rate architecture; two data transfers per clock cycle
logo
Elite Semiconductor Mem...
M13S2561616A-2A ESMT-M13S2561616A-2A Datasheet
1Mb / 49P
   Double-data-rate architecture, two data transfers per clock cycle
logo
Winbond
W9751G6KB-25 WINBOND-W9751G6KB-25 Datasheet
1Mb / 87P
   Double Data Rate architecture: two data transfers per clock cycle
logo
Elite Semiconductor Mem...
M13L32321A-2G ESMT-M13L32321A-2G Datasheet
1Mb / 48P
   Double-data-rate architecture, two data transfers per clock cycle
M13L2561616A-2A ESMT-M13L2561616A-2A Datasheet
1Mb / 49P
   Double-data-rate architecture, two data transfers per clock cycle
logo
Winbond
W972GG6JB-25 WINBOND-W972GG6JB-25 Datasheet
1Mb / 87P
   Double Data Rate architecture: two data transfers per clock cycle
More results



リンク URL



プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com