データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

STR720 データシート(PDF) 104 Page - STMicroelectronics

部品番号 STR720
部品情報  ARM720T 16/32-BIT MCU WITH 16K RAM, USB, CAN, 3 TIMERS, ADC, 6 COMMUNICATIONS INTERFACES
PDF  401 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STR720 データシート(HTML) 104 Page - STMicroelectronics

Back Button STR720 Datasheet HTML 100Page - STMicroelectronics STR720 Datasheet HTML 101Page - STMicroelectronics STR720 Datasheet HTML 102Page - STMicroelectronics STR720 Datasheet HTML 103Page - STMicroelectronics STR720 Datasheet HTML 104Page - STMicroelectronics STR720 Datasheet HTML 105Page - STMicroelectronics STR720 Datasheet HTML 106Page - STMicroelectronics STR720 Datasheet HTML 107Page - STMicroelectronics STR720 Datasheet HTML 108Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 104 / 401 page
background image
STR720 - DRAM CONTROLLER (DRAMC)
104/401
10.4 Register description
The following paragraphs give detailed descriptions and operations of each of the bits in the
DRAMC registers.
Bank 1 Configuration Register (MB1Config)
Address Offset: 00h
Reset value: 0000h
The Bank 1 Configuration Register (MB1Config) is a 16-bit read/write control register used to
configure specific parameters of external region 1 (Bank 1).
The MB1Config control bits are described below.
Bit 15:12 reserved (should be written as zero and ignored on read ).
Bit 11:10 DEVWID[1:0]: Device Width.
This field defines the data width of the external memory device 0.
= 0b00. Byte (8 bit)
= 0b01. Half Word (16 bit)
= 0b10. Word (32 bit)
= 0b11. Reserved.
Bit 9:8
DATALAT[1:0]: Data Latency.
This field defines the number of memory clock cycles between the start of a
memory read access and the first valid data. This parameter is usually indicated in
SDRAM datasheets as CAS latency. The DATALAT value is valid between 0 and 3.
Bit 7:5
SETUPTIME[2:0]: Setup Time.
This field defines the number of memory clock cycles the memory drivers spends
in a wait state before accessing the external memory. This parameter is usually
indicated in SDRAM datasheets as RAS-CAS delay. The SETUPTIME value is
valid between 0 and 7.
Note
SETUPTIME field should be set using the RAS-CAS delay value found on SDRAM
datasheet minus 1. As an example to get a RAS-CAS delay of 2 clock cycles,
SETUPTIME should be configured to 1.
Bit 4:2
IDLETIME[2:0]: Idle Time.
This field defines the minimum time the memory driver must spend in the IDLE
state following memory accesses (the value defines the number of memory clock
cycles). This parameter is usually indicated in SDRAM datasheets as precharge
delay. The IDLETIME value is valid between 0 and 7.
15
14
13
12
11
10
9
8
7
6543210
reserved
DEVWID[1:0]
DATALAT[1:0]
SETUPTIME[2:0]
IDLETIME[2:0]
SDRAMCOL[1:0]
rw
rw
rw
rw
rw
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com