データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ST7232A データシート(PDF) 135 Page - STMicroelectronics

部品番号 ST7232A
部品情報  8-BIT MCU WITH 8K FLASH/ROM, ADC, 4 TIMERS, SPI, SCI INTERFACE
PDF  154 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST7232A データシート(HTML) 135 Page - STMicroelectronics

Back Button ST7232A Datasheet HTML 131Page - STMicroelectronics ST7232A Datasheet HTML 132Page - STMicroelectronics ST7232A Datasheet HTML 133Page - STMicroelectronics ST7232A Datasheet HTML 134Page - STMicroelectronics ST7232A Datasheet HTML 135Page - STMicroelectronics ST7232A Datasheet HTML 136Page - STMicroelectronics ST7232A Datasheet HTML 137Page - STMicroelectronics ST7232A Datasheet HTML 138Page - STMicroelectronics ST7232A Datasheet HTML 139Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 135 / 154 page
background image
ST7232A
135/154
12.12 10-BIT ADC CHARACTERISTICS
Subject to general operating conditions for VDD, fCPU, and TA unless otherwise specified.
Notes:
1. Any added external serial resistor will downgrade the ADC accuracy (especially for resistance greater than 10k
Ω). Data
based on characterization results, not tested in production.
2.injecting negative current on any of the analog input pins significantly reduces the accuracy of any conversion being
performed on any analog input. Analog pins can be protected against negative injection by adding a Schottky diode (pin
to ground). Injecting negative current on digital input pins degrades ADC accuracy especially if performed on a pin close
to the analog input pins. Any positive injection current within the limits specified for IINJ(PIN) and ΣIINJ(PIN) in Section 12.8
does not affect the ADC accuracy.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
fADC
ADC clock frequency
0.4
2
MHz
VAREF
Analog reference voltage
0.7*VDD ≤VAREF ≤VDD
3.8
VDD
V
VAIN
Conversion voltage range 1)
VSSA
VAREF
Ilkg
Positive input leakage current for analog
input 2)
-40°C
≤TA≤+85°C
±250
nA
RAIN
External input impedance
see
Figure 78
and
Figure 79
k
CAIN
External capacitor on analog input
pF
fAIN
Variation freq. of analog input signal
Hz
CADC
Internal sample and hold capacitor
12
pF
tADC
Conversion time (Sample+Hold)
fCPU=8MHz, SPEED=0 fADC=2MHz
7.5
µs
tADC
- No of sample capacitor loading cycles
- No. of Hold conversion cycles
4
11
1/fADC
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com