AM652X datasheet(193/282 Pages) TI1

193 / 282 page

GPMC_FCLK

GPMC_CLK

GPMC_CSn[x]

GPMC_BE0n_CLE

GPMC_BE1n

GPMC_ADVn_ALE

GPMC_OEn_REn

GPMC_WAIT[x]

Address (MSB)

Valid

Address (LSB)

Data IN

FA0

FA9

FA10

FA3

FA13

FA29

FA1

FA37

FA12

FA4

FA10

FA0

FA5

GPMC_A[27:17]

GPMC_AD[15:0]

GPMC_10

In GPMC_CSn[x], x is equal to 0, 1, 2 or 3. In GPMC_WAIT[x], x is equal to 0 or 1.

FA5 parameter illustrates amount of time required to internally sample input data. It is expressed in number of GPMC functional clock

cycles. From start of read cycle and after FA5 functional clock cycles, input data will be internally sampled by active functional clock

edge. FA5 value must be stored inside AccessTime register bits field.

GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.

Figure 7-57. GPMC and Multiplexed NOR Flash—Asynchronous Read—Single Word

www.ti.com

AM6548, AM6528, AM6526

SPRSP52B – DECEMBER 2019 – REVISED JUNE 2021

Submit Document Feedback

193

Product Folder Links: AM6548 AM6528 AM6526

AM652X データシート(PDF) 193 Page - Texas Instruments

AM652X データシート(HTML) 193 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード