AM652X datasheet(258/282 Pages) TI1

258 / 282 page

through MCU_TIMER3 instances. System level muxes are used to control the capture source pin for each

MCU_TIMER[3-0] and the MCU_TIMER[3-0] source for each MCU_TIMER_IO[1-0] PWM output

In the MAIN domain the device provides 8 timer pins to be used as Timer Capture inputs or as Timer PWM

outputs. For maximum flexibility, these 8 pins may be used with any of TIMER0 through TIMER11 instances.

System level muxes are used to control the capture source pin for each TIMER[11-0] and the TIMER[11-0]

source for each TIMER_IO[7-0] PWM output.

For more information, see Timers section in the device TRM.

8.4.5.26 UART

The UART is a slave peripheral that utilizes the DMA for data transfer or interrupt polling via host CPU. There

are five UART modules in the device. All UART modules support IrDA and CIR modes when 48 MHz function

clock is used. Each UART can be used for configuration and data exchange with a number of external peripheral

devices or interprocessor communication between devices.

The CIR mode uses a variable pulse-width modulation (PWM) technique (based on multiples of a programmable

t period) to encompass the various formats of infrared encoding for remote-control applications. The CIR logic

transmits data packets based on a user-definable frame structure and packet content.

For more information, see Universal Synchronous/Asynchronous Receiver/Transmitter (UART) section in the

device TRM.

8.4.5.27 USB

Similar to earlier versions of USB bus, USB 3.0 is a general-purpose cable bus, supporting data exchange

between a host device and a wide range of simultaneously accessible peripherals.

The device supports two USB subsystems, both instantiated in the MAIN system domain:

• USB3SS0 is SuperSpeed (SS) USB 3.0 Dual-Role-Device (DRD) subsystem with integrated SS (USB3.0)

PHY and HS/FS/LS (USB2.0) PHY

• USB3SS1 is HighSpeed (HS) USB 2.0 Dual-Role-Device (DRD) subsystem with integrated HS/FS/LS

(USB2.0) PHY

For more information, see Universal Serial Bus (USB) Subsystem section in the device TRM.

8.5 Identification

8.5.1 Revision Identification

For more information about Revision Identification, see Section 10.1, Device Nomenclature.

8.5.2 Die Identification

The device part number identification data can be read in the CTRLMMR_WKUP_JTAG_DEVICE_ID register.

For more information about Die Identification, see Device Identification section in the device TRM.

8.5.3 JTAG Identification

The manufacturer identity, the boundary scan part number, and the silicon revision of the device can be read in

the CTRLMMR_WKUP_JTAGID register.

For more information about JTAG Identification, see Device Identification section in the device TRM.

8.5.4 ROM Code Identification

The ROM code uses several global memories in the MSRAM that are useful for debugging.

For more information about ROM Code Identification, see Global Memory Addresses Used by ROM Code

section in the device TRM.

AM6548, AM6528, AM6526

SPRSP52B – DECEMBER 2019 – REVISED JUNE 2021

www.ti.com

258

Submit Document Feedback

Product Folder Links: AM6548 AM6528 AM6526

AM652X データシート(PDF) 258 Page - Texas Instruments

AM652X データシート(HTML) 258 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード