データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

KSZ9567RTXI データシート(PDF) 184 Page - Microchip Technology

部品番号 KSZ9567RTXI
部品情報  7-Port Gigabit Ethernet Switch with Audio Video Bridging and Two RGMII/MII/RMII Interfaces
PDF  232 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  MICROCHIP [Microchip Technology]
ホームページ  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

KSZ9567RTXI データシート(HTML) 184 Page - Microchip Technology

Back Button KSZ9567RTXI Datasheet HTML 180Page - Microchip Technology KSZ9567RTXI Datasheet HTML 181Page - Microchip Technology KSZ9567RTXI Datasheet HTML 182Page - Microchip Technology KSZ9567RTXI Datasheet HTML 183Page - Microchip Technology KSZ9567RTXI Datasheet HTML 184Page - Microchip Technology KSZ9567RTXI Datasheet HTML 185Page - Microchip Technology KSZ9567RTXI Datasheet HTML 186Page - Microchip Technology KSZ9567RTXI Datasheet HTML 187Page - Microchip Technology KSZ9567RTXI Datasheet HTML 188Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 184 / 232 page
background image
KSZ9567R
DS00002329D-page 184
 2017-2019 Microchip Technology Inc.
5.2.11.2
Port PTP Transmit Latency Register
5.2.11.3
Port PTP Asymmetry Correction Register
5.2.11.4
Port PTP Egress Timestamp for Request and Delay High Word Register
5.2.11.5
Port PTP Egress Timestamp for Request and Delay Low Word Register
Address:
0xNC02 - 0xNC03
Port N: 1-7
Size:
16 bits
Bits
Description
Type
Default
15:0
PTP Port N TX Latency in Nanoseconds (PTP_TX_LATENCY[15:0])
This field is used to set the fixed transmit delay value from the port N TX time-
stamp to the wire. The default value is 45ns.
R/W
0x002D
Address:
0xNC04 - 0xNC05
Port N: 1-7
Size:
16 bits
Bits
Description
Type
Default
15
PTP Port N Asymmetry Correction Sign Bit (PTP_ASYM_COR_SIGN)
1 = The magnitude in the PTP_ASM_COR field of this register is negative.
0 = The magnitude in the PTP_ASM_COR field of this register is positive.
R/W
0b
14:0
PTP Port N Asymmetry Correction in Nanoseconds (PTP_ASYM_COR)
This field is used to set the fixed asymmetry value to add in the correction
field for ingress Sync and Pdelay_Resp or to subtract from the correction field
for egress Delay_Req and Pdelay_Req.
R/W
0x0000
Address:
0xNC08 - 0xNC09
Port N: 1-7
Size:
16 bits
Bits
Description
Type
Default
15:0
PTP Port N Egress Timestamp for Pdelay_Req and Delay_Req in
Nanoseconds (XDLY_REQ_TS[31:16])
This field contains the Port N egress timestamp high-word value for Pde-
lay_Req and Delay_Req frames in nanoseconds.
RO
0x0000
Address:
0xNC0A - 0xNC0B
Port N: 1-7
Size:
16 bits
Bits
Description
Type
Default
15:0
PTP Port N Egress Timestamp for Pdelay_Req and Delay_Req in
Nanoseconds (XDLY_REQ_TS[15:0])
This field contains the Port N egress timestamp low-word value for Pde-
lay_Req and Delay_Req frames in nanoseconds.
RO
0x0000



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com