データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AM68AX データシート(PDF) 228 Page - Texas Instruments

部品番号 AM68AX
部品情報  AM68Ax Processors, Silicon Revision 1.0
PDF  251 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI - Texas Instruments

AM68AX データシート(HTML) 228 Page - Texas Instruments

Back Button AM68AX Datasheet HTML 224Page - Texas Instruments AM68AX Datasheet HTML 225Page - Texas Instruments AM68AX Datasheet HTML 226Page - Texas Instruments AM68AX Datasheet HTML 227Page - Texas Instruments AM68AX Datasheet HTML 228Page - Texas Instruments AM68AX Datasheet HTML 229Page - Texas Instruments AM68AX Datasheet HTML 230Page - Texas Instruments AM68AX Datasheet HTML 231Page - Texas Instruments AM68AX Datasheet HTML 232Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 228 / 251 page
background image
Table 7-90 represents Timers timing conditions.
Table 7-90. Timers Timing Conditions
PARAMETER
DESCRIPTION
MODE
MIN
MAX
UNIT
INPUT CONDITIONS
SRI
Input slew rate
CAPTURE
0.5
5
V/ns
OUTPUT CONDITIONS
CL
Output load capacitance
PWM
2
10
pF
Section 7.10.5.22.1, Section 7.10.5.22.2 and Figure 7-109 present timings and switching characteristics of the
Timers.
7.10.5.22.1 Timing Requirements for Timers
NO.
PARAMETER
DESCRIPTION
MODE
MIN
MAX
UNIT
T1
tw(TINPH)
Pulse duration, high
CAPTURE
2.5 +
4P
(1)
ns
T2
tw(TINPL)
Pulse duration, low
CAPTURE
2.5 +
4P
(1)
ns
(1)
P = functional clock period in ns.
7.10.5.22.2 Switching Characteristics for Timers
NO.
PARAMETER
DESCRIPTION
MODE
MIN
MAX
UNIT
T3
tw(TOUTH)
Pulse duration, high
PWM
-2.5 +
4P
(1)
ns
T4
tw(TOUTL)
Pulse duration, low
PWM
-2.5 +
4P
(1)
ns
(1)
P = functional clock period in ns.
T1
T2
TIMER_IOx (inputs)
TIMER_01
T3
T4
TIMER_IOx (outputs)
Figure 7-109. Timer Timing
For more information, see Timers section in Peripherals chapter in the device TRM.
7.10.5.23 UART
For more details about features and additional description information on the device Universal Asynchronous
Receiver Transmitter, see the corresponding sections within , Section 6.3 and Detailed Description.
Table 7-91 represents UART timing conditions.
Table 7-91. UART Timing Conditions
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
INPUT CONDITIONS
SRI
Input slew rate
0.5
5
V/ns
OUTPUT CONDITIONS
AM68A
SPRSP91 – FEBRUARY 2023
www.ti.com
228
Submit Document Feedback
Copyright © 2023 Texas Instruments Incorporated
Product Folder Links: AM68A



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com