データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

STM32U595AI データシート(PDF) 330 Page - STMicroelectronics

部品番号 STM32U595AI
部品情報  Ultra-low-power Arm® Cortex®-M33 32-bit MCUTrustZone®FPU,240 DMIPS, up to 4 MB Flash, 2.5 MB SRAM, LTDC, MIPI® DSI
PDF  377 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32U595AI データシート(HTML) 330 Page - STMicroelectronics

Back Button STM32U595AI Datasheet HTML 326Page - STMicroelectronics STM32U595AI Datasheet HTML 327Page - STMicroelectronics STM32U595AI Datasheet HTML 328Page - STMicroelectronics STM32U595AI Datasheet HTML 329Page - STMicroelectronics STM32U595AI Datasheet HTML 330Page - STMicroelectronics STM32U595AI Datasheet HTML 331Page - STMicroelectronics STM32U595AI Datasheet HTML 332Page - STMicroelectronics STM32U595AI Datasheet HTML 333Page - STMicroelectronics STM32U595AI Datasheet HTML 334Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 330 / 377 page
background image
Electrical characteristics
STM32U59xxx
330/377
DS13633 Rev 1
CMD, D inputs (referenced to CK) in SD default mode
tISU
Input setup time SD
-
3.5
-
-
ns
tIH
Input hold time SD
-
1.5
-
-
CMD, D outputs (referenced to CK) in SD default mode
tOV
Output valid default time SD
-
-
1.5
3
ns
tOH
Output hold default time SD
-
0.5
-
-
1. Evaluated by characterization. Not tested in production.
2. In SD/e.MMC DDR mode, the clock OSPEEDRy[1:0] is set to 01 while data OSPEEDRy[1:0] remains at 10.
3. With capacitive load CL = 20 pF.
4. For SD 1.8 V support, an external voltage converter is needed.
5. Minimum window of time where the data needs to be stable for proper sampling in tuning mode.
6. tOV = 7.5 ns for SDMMC1 and tOV = 8.5 ns for SDMMC2.
Table 140. SD/e•MMC characteristics (VDD = 2.7 V to 3.6 V)(1)(2) (continued)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
Table 141. e•MMC characteristics (VDD = 1.71 V to 1.9 V)(1)(2)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
fPP
Clock frequency in data transfer mode
All modes
except DDR
--
84
MHz
DDR mode
-
-
40(3)
tW(CKL)
Clock low time
fPP = 52 MHz
8.5
9.5
-
ns
tW(CKH)
Clock high time
fPP = 52 MHz
8.5
9.5
-
CMD, D inputs (referenced to CK) in e•MMC mode
tISU
Input setup time HS
-
3
-
-
ns
tIH
Input hold time HS
-
2
-
-
tIDW(4)
Input valid window (variable window)
-
4
-
-
CMD, D outputs (referenced to CK) in e•MMC mode
tOV
Output valid time HS
-
-
12
14/16(5)
ns
tOH
Output hold time HS
-
6
-
-
1. Evaluated by characterization. Not tested in production.
2. With capacitive load CL = 20 pF.
3. For DDR mode, the maximum frequency is 40 MHz and HSLV must be OFF.
4. Minimum window of time where the data needs to be stable for proper sampling in tuning mode.
5. tOV = 14 ns for SDMMC1 and tOV = 16 ns for SDMMC2.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com