データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

MC68340 データシート(PDF) 209 Page - Freescale Semiconductor, Inc

部品番号 MC68340
部品情報  Integrated Processor with DMA User?셲 Manual
PDF  441 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  FREESCALE [Freescale Semiconductor, Inc]
ホームページ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MC68340 データシート(HTML) 209 Page - Freescale Semiconductor, Inc

Back Button MC68340 Datasheet HTML 205Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 206Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 207Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 208Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 209Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 210Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 211Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 212Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 213Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 209 / 441 page
background image
5- 72
MC68340 USER’S MANUAL
MOTOROLA
.
. . ......... .. .. ..... .. .. .. ..
SHIFT_CLK
FORCE_BGND
BKPT_TAG
FREEZE
BKPT
Figure 5-24.
BKPT Timing for Single Bus Cycle
Figure 5-25 depicts the timing of the
BKPT/FREEZE method. In both cases, the serial
clock is left high after the final shift of each transfer. This technique eliminates the
possibility of accidentally tagging the prefetch initiated at the conclusion of a BDM session.
As mentioned previously, all timing within the CPU is derived from the rising edge of the
clock; the falling edge is effectively ignored.
.
. . ......... .. .. ..... .. .. .. ....
BKPT_TAG
FREEZE
SHIFT_CLK
FORCE_BGND
BKPT
Figure 5-25.
BKPT Timing for Forcing BDM
Figure 5-26 represents a sample circuit providing for both
BKPT assertion methods. As
the name implies, FORCE_BGND is used to force a transition into BDM by the assertion
of
BKPT. FORCE_BGND can be a short pulse or can remain asserted until FREEZE is
asserted. Once asserted, the set-reset latch holds
BKPT low until the first SHIFT_CLK is
applied.
.. .. .
BKPT/DSCLK
S1
S2
R
Q
Q
RESET
FORCE_BGND
BKPT_TAG
SHIFT_CLK
Figure 5-26.
BKPT/DSCLK Logic Diagram
BKPT_TAG should be timed to the bus cycles since it is not latched. If extended past the
assertion of FREEZE, the negation of BKPT_TAG appears to the CPU32 as the first
DSCLK.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com