データシートサーチシステム |
|
S2070 データシート(PDF) 4 Page - Applied Micro Circuits Corporation |
|
S2070 データシート(HTML) 4 Page - Applied Micro Circuits Corporation |
4 / 20 page 4 S2070 FIBRE CHANNEL/GIGABIT ETHERNET TRANSCEIVER March 7, 2001 / Revision G RECEIVER DESCRIPTION Whenever a signal is present, the receiver attempts to recover the serial clock from the received data stream. The S2070 searches the serial bit stream for the occurrence of a positive polarity COMMA sync pattern (0011111xxx positive running disparity) to perform word synchronization. Once synchronization on both bit and word boundaries is achieved, the receiver provides the decoded data on its parallel outputs. Clock Recovery Function Clock recovery is performed on the input data stream. A simple state machine in the clock recovery macro decides whether to acquire lock from the se- rial data input or from the reference clock. The deci- sion is based upon the frequency and run length of the input serial data. The lock to reference frequency criteria ensure that the S2070 will respond to variations in the serial data input frequency (as compared to the reference fre- quency). The new lock state is dependent upon the current lock state, as shown in Table 3. The run- length criteria ensure that the S2070 will respond ap- propriately and quickly to a loss of signal. The run- length checker flags a condition of consecutive ones or zeros across 12 parallel words. Thus, 119 or less consecutive ones or zeros does not cause signal loss, 129 or more causes signal loss, and 120 – 128 may or may not, depending on how the data aligns across byte boundaries. If both the off-frequency detect test and the run-length test is satisfied, the CRU will at- tempt to lock to the incoming data. In any transfer of PLL control between the serial data and the reference clock, the RBC0 and RBC1 remain phase continuous and glitch free, assuring the integrity of downstream clocking. Reference Clock Input The reference clock must be provided from a low jitter clock source. The frequency of the received data stream must be within 200 ppm of the reference clock to ensure reliable locking of the receiver PLL. A single reference clock is provided to both the transmit and receive PLLs. Data Output The S2070 provides either framed or unframed par- allel output data, determined by the state of EN_CDET. With EN_CDET held ACTIVE, the S2070 will detect and align to the 8B/10B COMMA codeword anywhere in the data stream. When EN_CDET is INACTIVE, no attempt is made to syn- chronize on any particular incoming character. Upon change of state of the EN_CDET input, the COM_DET output response will be delayed by a maximum of 3 byte times. The COM_DET output signal is ACTIVE whenever EN_CDET is active and the COMMA control charac- ter is present on the RX[0:9] parallel data outputs. The COM_DET output signal will be INACTIVE at all other times. k c o L t n e r r u C e t a t Se t a t S e t a t S e t a t Se t a t S y c n e u q e r F L L P ) C B T . s v () C B T . s v ( ) C B T . s v ( ) C B T . s v () C B T . s v ( e t a t S k c o L w e N d e k c o L m p p 8 8 4 <d e k c o L m p p 2 3 7 o t 8 8 4d e n i m r e t e d n U m p p 2 3 7 >d e k c o l n U d e k c o l n U m p p 4 4 2 <d e k c o L m p p 6 6 3 o t 4 4 2d e n i m r e t e d n U m p p 6 6 3 >d e k c o l n U Table 3. Lock to Reference Frequency Criteria |
同様の部品番号 - S2070 |
|
同様の説明 - S2070 |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |