ST92F124 datasheet(296/429 Pages) STMICROELECTRONICS

部品番号	ST92F124

部品情報	8/16-BIT SINGLE VOLTAGE FLASH MCU FAMILY WITH RAM, E3 TM(EMULATED EEPROM), CAN 2.0B AND J1850 BLPD

PDF	429 Pages

Scroll/Zoom	100%

メーカー	STMICROELECTRONICS [STMicroelectronics]

ホームページ	http://www.st.com

Logo

296 / 429 page

296/429

J1850 Byte Level Protocol Decoder (JBLPD)

J1850 BYTE LEVEL PROTOCOL DECODER (Cont’d)

Figure 138. Local Loopback structure

10.9.3.8 Peripheral clock management

To work correctly, the encoder and decoder sec-

tions of the peripheral need an internal clock at

1MHz. This clock is used to evaluate the protocol

symbols timings in transmission and in reception.

The prescaled clock is obtained by dividing the

MCU internal clock frequency. The CLKSEL regis-

ter allows the selection of the right prescaling fac-

tor. The six least significant bits of the register

(FREQ[5:0]) must be programmed with a value us-

ing the following formula:

MCU Internal Freq. = 1MHz * (FREQ[5:0] + 1).

Note: If the MCU internal clock frequency is lower

than 1MHz, the JBLPD is not able to work correct-

ly. If a frequency lower than 1MHz is used, the

user program must disable the JBLPD.

Note: When the MCU internal clock frequency or

the clock prescaler factor are changed, the JBLPD

could lose synchronization with the J1850 bus.

Passive state

VPWO from the

peripheral logic

VPWI toward the

J1850 decoder

Polarity

manager

OPTIONS.INPOL

OPTIONS.LOOPB

MCU VPWO

MCU VPWI

JBLPD peripheral

MCU

ST92F124 データシート(PDF) 296 Page - STMicroelectronics

ST92F124 データシート(HTML) 296 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード