データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ST92F124 データシート(PDF) 401 Page - STMicroelectronics

部品番号 ST92F124
部品情報  8/16-BIT SINGLE VOLTAGE FLASH MCU FAMILY WITH RAM, E3 TM(EMULATED EEPROM), CAN 2.0B AND J1850 BLPD
PDF  429 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST92F124 データシート(HTML) 401 Page - STMicroelectronics

Back Button ST92F124 Datasheet HTML 397Page - STMicroelectronics ST92F124 Datasheet HTML 398Page - STMicroelectronics ST92F124 Datasheet HTML 399Page - STMicroelectronics ST92F124 Datasheet HTML 400Page - STMicroelectronics ST92F124 Datasheet HTML 401Page - STMicroelectronics ST92F124 Datasheet HTML 402Page - STMicroelectronics ST92F124 Datasheet HTML 403Page - STMicroelectronics ST92F124 Datasheet HTML 404Page - STMicroelectronics ST92F124 Datasheet HTML 405Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 401 / 429 page
background image
401/429
ST92F124/F150/F250 - ELECTRICAL CHARACTERISTICS
10-BIT ADC CHARACTERISTICS
Subject to general operating conditions for VDD, fOSC, and TA, unless otherwise specified.
Figure 161. Typical Application with ADC
Notes:
1. Unless otherwise specified, typical data is based on TA=25°C and VDD-VSS=5V. These values are given only as design
guidelines and are not tested.
2. VAIN may exceed AVSS or AVDD. However the conversion result in these cases will be 0000h or FFC0h respectively.
3. Any external serial impedance will downgrade the ADC accuracy (especially for resistance greater than 10 k
Ω). Data
based on characterization results, not tested in production.
4. Value guaranteed by design.
Symbol
Parameter
Conditions
Min
Typ 1)
Max
Unit
fADC
ADC clock frequency
1
4
MHz
VAIN
Conversion range voltage (2)
AVSS
AVDD
V
VAINx
Analog Input Voltage
-0.2
AVDD +0.2
RAIN
External source impedance
10 (3)
k
CADC
Internal sample and hold capacitor
6 (3,4)
pF
RADC
Analog input pin impedance
1.7
k
tSTAB
Stabilization time after ADC enable
10
µs
tADC
Conversion time (Sample+Hold)
fADC = 4 MHz
7
- Sample capacitor loading time
- Hold conversion time
8
20
1/fADC
IVDDA
VDDA input current
1 (4)
mA
AINx
CIO
~2pF
VDD
ILKADC
±1
µA
VAIN
RAIN
AVDD
AVSS
0.1
µF
VDD
ADC
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com