データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

TDA4VEN...Q1 データシート(PDF) 189 Page - Texas Instruments

部品番号 TDA4VEN...Q1
部品情報  TDA4VEN, TDA4AEN Jacinto™ Processors
PDF  236 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI - Texas Instruments

TDA4VEN...Q1 データシート(HTML) 189 Page - Texas Instruments

Back Button TDA4VEN...Q1 Datasheet HTML 185Page - Texas Instruments TDA4VEN...Q1 Datasheet HTML 186Page - Texas Instruments TDA4VEN...Q1 Datasheet HTML 187Page - Texas Instruments TDA4VEN...Q1 Datasheet HTML 188Page - Texas Instruments TDA4VEN...Q1 Datasheet HTML 189Page - Texas Instruments TDA4VEN...Q1 Datasheet HTML 190Page - Texas Instruments TDA4VEN...Q1 Datasheet HTML 191Page - Texas Instruments TDA4VEN...Q1 Datasheet HTML 192Page - Texas Instruments TDA4VEN...Q1 Datasheet HTML 193Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 189 / 236 page
background image
6.9.5.18.2 MMC1/MMC2 - SD/SDIO Interface
MMC1/MMC2 interface is compliant with the SD Host Controller Standard Specification 4.10 and SD Physical
Layer Specification v3.01 as well as SDIO Specification v3.00 and it supports the following SD Card applications:
• Default speed
• High speed
• UHS–I SDR12
• UHS–I SDR25
• UHS–I SDR50
• UHS–I DDR50
• UHS–I SDR104
Table 6-99 presents the required DLL software configuration settings for MMC1/2 timing modes.
Table 6-99. MMC1/MMC2 DLL Delay Mapping for all Timing Modes
REGISTER NAME
MMCSD1_SS_PHY_CTRL_4_REG/
MMCSD2_SS_PHY_CTRL_4_REG
MMCSD1_SS_PHY_CTRL_5_REG/
MMCSD2_SS_PHY_CTRL_5_REG
BIT FIELD
[20]
[15:12]
[8]
[4:0]
[2:0]
BIT FIELD NAME
OTAPDLYENA OTAPDLYSEL ITAPDLYENA
ITAPDLYSEL
CLKBUFSEL
MODE
DESCRIPTION
DELAY
ENABLE
DELAY
VALUE
INPUT
DELAY
ENABLE
INPUT
DELAY
VALUE
DELAY
BUFFER
DURATION
Default
Speed
4-bit PHY operating
3.3V, 25MHz
0x1
0x0
0x1
0x0
0x7
High
Speed
4-bit PHY operating
3.3V, 50MHz
0x1
0x0
0x1
0x0
0x7
UHS-I
SDR12
4-bit PHY operating
1.8V, 25MHz
0x1
0xF
0x1
0x0
0x7
UHS-I
SDR25
4-bit PHY operating
1.8V, 50MHz
0x1
0xF
0x1
0x0
0x7
UHS-I
SDR50
4-bit PHY operating
1.8V, 100MHz
0x1
0xC
0x1
Tuning(1)
0x7
UHS-I
DDR50
4-bit PHY operating
1.8V, 50MHz
0x1
0x9
0x1
Tuning(1)
0x7
UHS-I
SDR104
4-bit PHY operating
1.8V, 200MHz
0x1
0x6
0x1
Tuning(1)
0x7
(1)
Tuning means this mode requires a tuning algorithm to be used for optimal input timing
www.ti.com
TDA4VEN-Q1, TDA4AEN-Q1
SPRSP96A – MARCH 2024 – REVISED SEPTEMBER 2024
Copyright © 2024 Texas Instruments Incorporated
Submit Document Feedback
189
Product Folder Links: TDA4VEN-Q1 TDA4AEN-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com