TMP93CS41 datasheet(110/248 Pages) TOSHIBA

110 / 248 page

TMP93CS40/TMP93CS41

20004-02-10

93CS40-108

The comparator signal is output from timer 0 each time the up counter UC0 matches

TREG0, when the up counter UC0 is not to be cleared.

With the timer 1 comparator, the match detect signal is output at each comparator check

when the up counter UC1 and TREG1 values are found to match. When the match detect

signal is output simultaneously from the comparators of both timer 0 and timer 1, the up

counters UC0 and UC1 are cleared to 0, and the interrupt INTT1 is generated. If inversion

is enabled, the value of the timer flip-flop TFF1 is inverted.

Example: When TREG1

= 04H and TREG0 = 80H

Figure 3.7.9 Timer Output by 16-Bit Timer Mode

(3) 8-bit PPG (Programmable pulse generation) output mode

Square wave pulse can be generated at any frequency and duty by timer 0. The output

pulse may be either low-active or high-active. In this mode, timer 1 cannot be used.

Timer 0 outputs a pulse to the TO1 pin (also used as P71).

Figure 3.7.10 8-Bit PPG Output Waveforms

Value of up counter

(UC1, UC0)

0000H

Timer 0 comparator

match detect signal

Interrupt INTT1

Timer output TO1

0080H

0180H

0280H

0380H

0480H

Inversion

TREG0 and UC0 match

(Interrupt INTT0)

TREG1 and UC0 match

(Interrupt INTT1)

TO1

TREG0

TREG1

TMP93CS41 データシート(PDF) 110 Page - Toshiba Semiconductor

TMP93CS41 データシート(HTML) 110 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード