 |
データシートサーチシステム |
|
|
データシートサーチシステム |
|
TMP93CS44 データシート(PDF) 142 Page - Toshiba Semiconductor |
|
|
|||||||||||||||||||||||||||||
TMP93CS44 データシート(HTML) 142 Page - Toshiba Semiconductor |
|
|
142 / 224 page  TMP93CS44/S45 2004-02-10 93CS44-140 3.9.3 Operational description (1) Mode 0 (I/O interface mode) This mode is used to increase the number of I/O pins of for transmitting or receiving data to or from the external shifter register. This mode includes SCLK output mode to output synchronous clock SCLK0 and SCLK input mode to input external synchronous clock SCLK0. Figure 3.9.15 Example of SCLK Output Mode Connection Figure 3.9.16 Example of SCLK Input Mode Connection Output extension TC74HC595 or the like A B SI C D SCK E F RCK G H TXD SCLK Port Shift register TMP93CS44/S45 Input extension TC74HC165 or the like A B QH C D CLOCK E F S/ L G H RXD SCLK Port Shift register TMP93CS44/S45 Output port extension TC74HC595 or the like A B SI C D SCK E F RCK G H TXD SCLK Port Shift register TMP93CS44/S45 Input port extension TC74HC165 or the like A B QH C D CLOCK E F S/ L G H RXD SCLK Port Shift register TMP93CS44/S45 External clock External clock |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか？ [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Japanese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
