データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

ADE9178 データシート(PDF) 108 Page - Analog Devices

部品番号 ADE9178
部品情報  Energy Management DSP with PEN Fault Detection
PDF  122 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

ADE9178 データシート(HTML) 108 Page - Analog Devices

Back Button ADE9178 Datasheet HTML 104Page - Analog Devices ADE9178 Datasheet HTML 105Page - Analog Devices ADE9178 Datasheet HTML 106Page - Analog Devices ADE9178 Datasheet HTML 107Page - Analog Devices ADE9178 Datasheet HTML 108Page - Analog Devices ADE9178 Datasheet HTML 109Page - Analog Devices ADE9178 Datasheet HTML 110Page - Analog Devices ADE9178 Datasheet HTML 111Page - Analog Devices ADE9178 Datasheet HTML 112Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 108 / 122 page
background image
Data Sheet
ADE9178
REGISTER DETAILS: ADE9178
analog.com
Rev. A | 108 of 122
Table 34. ADE9178 Register Details (Continued)
Addr
Name
Bits
Bit Name
Settings
Description
Reset
Access
total apparent energy enters or
exits the no load condition.
11
WATTNLOAD
Total Active Energy No Load
Condition Changed Mask. Set
this bit to enable an interrupt
when one or more phase of
total active energy enters or
exits the no load condition.
0x0
R/W
10
ISUMMISMTCH
ISUM RMS Mismatch Mask.
Set this bit to enable an
interrupt when there is a
change in the relationship
between ISUMRMS and
ISUMLVL.
0x0
R/W
9
PF_RDY
Power Factor Data Ready
Mask. Set this bit to enable an
interrupt when the power factor
measurements are updated,
every 1 sec.
0x0
R/W
8
RMSONERDY
One-Cycle RMS Data Ready
Mask. Set this bit to enable
an interrupt when the one-cycle
RMS values are updated.
0x0
R/W
7
CF2
CF2 Pulse Issued Mask. Set
this bit to enable an interrupt
when a CF2 pulse is issued,
when the CF2 pin goes from a
high to low state.
0x0
R/W
6
CF1
CF1 Pulse Issued Mask. Set
this bit to enable an interrupt
when a CF1 pulse is issued,
when the CF1 pin goes from a
high to low state.
0x0
R/W
5
REVPSUM2
CF2 Polarity Sign Change
Mask. Set this bit to enable an
interrupt when the CF2 polarity
changed sign.
0x0
R/W
4
REVPSUM1
CF1 Polarity Sign Change
Mask. Set this bit to enable an
interrupt when the CF1 polarity
changed sign.
0x0
R/W
3
REVAPC
Phase C Active Power Sign
Change Mask. Set this bit to
enable an interrupt when the
phase C active power has
changed sign.
0x0
R/W
2
REVAPB
Phase B Active Power Sign
Change Mask. Set this bit to
enable an interrupt when the
phase B active power has
changed sign.
0x0
R/W
1
REVAPA
Phase A Active Power Sign
Change Mask. Set this bit to
enable an interrupt when the
0x0
R/W



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com