IS25LEG-RMLA2:P-TY datasheet(171/193 Pages) ISSI

171 / 193 page

IS25LE01GG

IS25WE01GG

Integrated Silicon Solution, Inc.- www.issi.com

171

Rev. A3

10/02/2025

8.67 PROGRAM NVDLR OPERATION (PNVDLR, 43h)

Before the Program NVDLR (PNVDLR) command can be accepted by the device, a Write Enable (WREN)

command must be issued and decoded by the device. After the Write Enable (WREN) command has been decoded

successfully, the device will set the Write Enable Latch (WEL) to enable the PNVDLR operation.

The PNVDLR command (43h) is entered by shifting the instruction and data byte on SI.

CE# must be driven to the logic high state after the eighth (8th) bit of data has been latched. If not, the PNVDLR

command is not executed. As soon as CE# is driven to the logic high state, the self-timed PNVDLR operation is

initiated. While the PNVDLR operation is in progress, the Status Register may be read to check the value of the

Write-In Progress (WIP) bit. The Write-In Progress (WIP) bit is a 1 during the PNVDLR cycle, and is 0 when it is

completed. The PNVDLR operation can report a program error in the P_ERR bit of the Extended Read Register.

When the PNVDLR operation is completed, the Write Enable Latch (WEL) is set to 0 .

Figure 8.149 PNVDLR Sequence In SPI Mode

Instruction = 43h

CE#

SCK

Data In

Mode 3

Mode 0

High Impedence

Figure 8.150 PNVDLR Sequence In QPI Mode

43h

Mode 3

Mode 0

7:4

3:0

CE#

SCK

IO[3:0]

Data In

IS25LEG-RMLA2:P-TY データシート(PDF) 171 Page - Integrated Silicon Solution, Inc

IS25LEG-RMLA2:P-TY データシート(HTML) 171 Page - Integrated Silicon Solution, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード