データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AS3722 データシート(PDF) 187 Page - ams-OSRAM AG

部品番号 AS3722
部品情報  Multi-Phase DCDC Controller PMIC
PDF  199 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AMSOSRAM [ams-OSRAM AG]
ホームページ  https://ams-osram.com/
Logo AMSOSRAM - ams-OSRAM AG

AS3722 データシート(HTML) 187 Page - ams-OSRAM AG

Back Button AS3722 Datasheet HTML 183Page - ams-OSRAM AG AS3722 Datasheet HTML 184Page - ams-OSRAM AG AS3722 Datasheet HTML 185Page - ams-OSRAM AG AS3722 Datasheet HTML 186Page - ams-OSRAM AG AS3722 Datasheet HTML 187Page - ams-OSRAM AG AS3722 Datasheet HTML 188Page - ams-OSRAM AG AS3722 Datasheet HTML 189Page - ams-OSRAM AG AS3722 Datasheet HTML 190Page - ams-OSRAM AG AS3722 Datasheet HTML 191Page - ams-OSRAM AG Next Button
Zoom Inzoom in Zoom Outzoom out
 187 / 199 page
background image
Page 186
ams Datasheet
Document Feedback
[v1-01] 2015-Sep-07
AS3722 − Application Information
PCB Routing Recommendations
RBIAS
A critical line on the PMIC is RBIAS. This is a high ohmic node
and may pick up noise from nearby clock lines rather easily.
Please keep the trace as short as possible and do not route any
clock line near to it.
Internal DCDC
Attention should be paid to the routing of the VSUP, LX and GND
traces of the DCDC converter.
• Keep the VSUP traces to the input capacitor as short as
possible. Do not use vias for this connection.
• Make a common ground area for the input cap, output cap
and PVSS terminal of the DCDC. Connect this ground area
with vias to the system ground plane.
• Use short wide traces for LX node. If you need to set vias,
use it on the LX trace and not on the capacitor
connections.
Power Stage Connections
To avoid cross talk to other lines a minimum spacing of
minimum 3W should be kept. For a proper DCDC operation it’s
recommended to avoid routing other clock traces being routed
in parallel (also on other layers) to the control lines.
Figure 230:
PCB Control Line Routing
PCB Control Line Routing: Shows an example PCB routing for the control lines of the multiphase controllers.
CTRL1&2, are not interfering with each other as they are
running at 180° phase shift. They can be routed with a minimum
spacing. The TEMP lines should be used as “guard traces” to
other control line pairs (e.g. CTRL3&4 or CTRL 5&6 or CTRL 7&8)
as well as to other sensitive or clock traces on the PCB. A
minimum spacing of >1.5W should be used as spacing between
TEMP and CTRL traces.
CTRL1
GND
H
r
W
3W
> 1W
CTRL2
W
> 1.5W
TEMP1
W
> 1.5W
CTRL3
W
> 1W
CTRL4
W



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com