 |
データシートサーチシステム |
|
|
データシートサーチシステム |
|
4250 データシート(PDF) 6 Page - Renesas Technology Corp |
|
||||||||||||||||||||||||||||||
4250 データシート(HTML) 6 Page - Renesas Technology Corp |
|
|
6 / 59 page  5 MITSUBISHI MICROCOMPUTERS 4250 Group SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER MULTIFUNCTION Pin G0 G1 D2 D3 Multifunction INT TOUT C K Multifunction G0 G1 D2 D3 Pin INT (Note 2) TOUT (Note 2) C (Note 2) K (Note 2) Notes 1: Pins except above have just single function. 2: The I/O of ports D2, D3 and G0, and the input of port G1 can be used even when ports C and K and pins INT and TOUT are selected. CONNECTIONS OF UNUSED PINS Pin F0, F1 G0/INT, G1/TOUT G2, G3 S0–S3 Connection Connect to VSS pin. Open or connect to VSS pin. (Note 3) Pin D0, D1 D2/C, D3/K Connection Connect to VSS pin. Open or connect to VSS pin. (Note 1) Connect to VSS pin. (Note 2) Notes 1: When pins G0/INT, G1/TOUT, G2 and G3 are connected to VSS pin, turn off their pull-up transistors (Pull-up control register PU0=“!02”) and also invalidate the key-on wakeup functions of pins G1/TOUT, G2 and G3 (Key-on wakeup contorl register K0=“!!0!2”) by software. When the POF instruction is executed while these pins are connected to VSS and the key-on wakeup functions are left valid, the system returns from RAM back-up state by recognizing the return condition immediately after going into the RAM back-up state. When these pins are open, turn on their pull-up transistors (Pull-up control register PU0=“!12”) by software. 2: When ports S0–S3 are connected to VSS pin, invalidate the key-on wakeup functions (Key-on wakeup contorl register K0=“!!!02”) by software. When the POF instruction is executed while these pins are connected to VSS and the key-on wakeup functions are left valid, the system returns from RAM back-up state by recognizing the return condition immediately after going into the RAM back-up state. 3: When ports D2/C and D3/K are connected to VSS pin, turn off their pull-up transistors (register PU0=“0!2”) by software. When these pins are open, turn on their pull-up transistors (register PU0=“1!2”) by software. (Note when connecting to VSS and VDD) • Connect the unused pins to VSS or VDD at the shortest distance and use the thick wire against noise. |
同様の部品番号 - 4250 |
|
同様の説明 - 4250 |
|
|
リンク URL |
| プライバシーポリシー |
| ALLDATASHEET.JP |
| ALLDATASHEETはお客様のビジネスに役立ちますか？ [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Japanese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
