| データシートサーチシステム |
|
PIC12F1822-I/MF データシート(PDF) 109 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
PIC12F1822-I/MF データシート(HTML) 109 Page - Microchip Technology |
|
109 / 398 page ![]() 2010 Microchip Technology Inc. Preliminary DS41413A-page 109 PIC12F/LF1822/16F/LF1823 After the “BSF EECON1,WR” instruction, the processor requires two cycles to set up the write operation. The user must place two NOP instructions after the WR bit is set. The processor will halt internal operations for the typical 2 ms, only during the cycle in which the write takes place (i.e., the last word of the block write). This is not Sleep mode as the clocks and peripherals will continue to run. The processor does not stall when LWLO = 1, loading the write latches. After the write cycle, the processor will resume operation with the third instruction after the EECON1 write instruction. FIGURE 11-2: BLOCK WRITES TO FLASH PROGRAM MEMORY WITH 16 WRITE LATCHES 14 14 14 14 Program Memory Buffer Register EEADRL<3:0> = 0000 Buffer Register EEADRL<3:0> = 0001 Buffer Register EEADRL<3:0> = 0010 Buffer Register EEADRL<3:0> = 1111 EEDATA EEDATH 75 07 0 6 8 First word of block to be written Last word of block to be written |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |