PC912XDP512F0CFVR datasheet(186/1348 Pages) FREESCALE

186 / 1348 page

Chapter 6 XGATE (S12XGATEV2)

MC9S12XDP512 Data Sheet, Rev. 2.21

186

Freescale Semiconductor

6.3

Memory Map and Register Deﬁnition

This section provides a detailed description of address space and registers used by the XGATE module.

The memory map for the XGATE module is given below in Figure 6-2.The address listed for each register

is the sum of a base address and an address offset. The base address is deﬁned at the SoC level and the

address offset is deﬁned at the module level. Reserved registers read zero. Write accesses to the reserved

registers have no effect.

6.3.1

This section consists of register descriptions in address order. Each description includes a standard register

diagram with an associated ﬁgure number. Details of register bit and ﬁeld function follow the register

diagrams, in bit order.

Name

9876543210

XGMCTL

00000000

XGE XGFRZ XGDBG XGSS

FACT

SWEIF

XGIE

XGEM

FRZM

DBGM

XGSSM

FACTM

SWEIFM

XGIEM

XGMCHID R

XGCHID[6:0]

Reserved

XGVBR

XGVBR[15:1]

= Unimplemented or Reserved

Figure 6-2. XGATE Register Summary (Sheet 1 of 3)

PC912XDP512F0CFVR データシート(PDF) 186 Page - Freescale Semiconductor, Inc

PC912XDP512F0CFVR データシート(HTML) 186 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード