PC312XDP512F0CFVR datasheet(843/1348 Pages) FREESCALE

843 / 1348 page

Chapter 22 DP512 Port Integration Module (S12XDP512PIMV2)

MC9S12XDP512 Data Sheet, Rev. 2.21

Freescale Semiconductor

845

22.3.2.25 Port S Data Direction Register (DDRS)

Read: Anytime.

Write: Anytime.

This register configures each port S pin as either input or output.

If SPI0 is enabled, the SPI0 determines the pin direction. Refer to SPI section for details.

If the associated SCI transmit or receive channel is enabled this register has no effect on the pins. The pin

is forced to be an output if a SCI transmit channel is enabled, it is forced to be an input if the SCI receive

channel is enabled.

The DDRS bits revert to controlling the I/O direction of a pin when the associated channel is disabled.

76543210

DDRS7

DDRS6

DDRS5

DDRS4

DDRS3

DDRS2

DDRS1

DDRS0

Reset

00000000

Figure 22-27. Port S Data Direction Register (DDRS)

Table 22-27. DDRS Field Descriptions

Field

Description

7–0

DDRS[7:0]

Data Direction Port S

0 Associated pin is conﬁgured as input.

1 Associated pin is conﬁgured as output.

Note: Due to internal synchronization circuits, it can take up to 2 bus clock cycles until the correct value is read

on PTS or PTIS registers, when changing the DDRS register.

PC312XDP512F0CFVR データシート(PDF) 843 Page - Freescale Semiconductor, Inc

PC312XDP512F0CFVR データシート(HTML) 843 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード