データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

STM32F215RG データシート(PDF) 117 Page - STMicroelectronics

部品番号 STM32F215RG
部品情報  ARM-based 32-bit MCU, 150DMIPs, up to 1 MB Flash/1284KB RAM
PDF  175 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F215RG データシート(HTML) 117 Page - STMicroelectronics

Back Button STM32F215RG Datasheet HTML 113Page - STMicroelectronics STM32F215RG Datasheet HTML 114Page - STMicroelectronics STM32F215RG Datasheet HTML 115Page - STMicroelectronics STM32F215RG Datasheet HTML 116Page - STMicroelectronics STM32F215RG Datasheet HTML 117Page - STMicroelectronics STM32F215RG Datasheet HTML 118Page - STMicroelectronics STM32F215RG Datasheet HTML 119Page - STMicroelectronics STM32F215RG Datasheet HTML 120Page - STMicroelectronics STM32F215RG Datasheet HTML 121Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 117 / 175 page
background image
DocID17050 Rev 9
117/175
STM32F21xxx
Electrical characteristics
174
Figure 44. USB OTG FS timings: definition of data signal rise and fall time
USB HS characteristics
Table 58 shows the USB HS operating voltage.
Table 57. USB OTG FS electrical characteristics(1)
1. Guaranteed by design, not tested in production.
Driver characteristics
Symbol
Parameter
Conditions
Min
Max
Unit
tr
Rise time(2)
2. Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB
Specification - Chapter 7 (version 2.0).
CL = 50 pF
420
ns
tf
Fall time(2)
CL = 50 pF
4
20
ns
trfm
Rise/ fall time matching
tr/tf
90
110
%
VCRS
Output signal crossover voltage
1.3
2.0
V
Table 58. USB HS DC electrical characteristics
Symbol
Parameter
Min.(1)
1. All the voltages are measured from the local ground potential.
Max.(1)
Unit
Input level
VDD
USB OTG HS operating voltage
2.7
3.6
V
Table 59. Clock timing parameters
Parameter(1)
1. Guaranteed by design, not tested in production.
Symbol
Min
Nominal
Max
Unit
Frequency (first transition)
8-bit ±10%
FSTART_8BIT
54
60
66
MHz
Frequency (steady state) ±500 ppm
FSTEADY
59.97
60
60.03
MHz
Duty cycle (first transition)
8-bit ±10%
DSTART_8BIT
40
50
60
%
Duty cycle (steady state) ±500 ppm
DSTEADY
49.975
50
50.025
%
Time to reach the steady state frequency and
duty cycle after the first transition
TSTEADY
--
1.4
ms
Clock startup time after the
de-assertion of SuspendM
Peripheral
TSTART_DEV
--
5.6
ms
Host
TSTART_HOST
--
-
PHY preparation time after the first transition
of the input clock
TPREP
--
-
µs
ai14137
tf
Differen tial
Data L ines
VSS
VCRS
tr
Crossover
points



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com