データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

STM32F413CG データシート(PDF) 158 Page - STMicroelectronics

部品番号 STM32F413CG
部品情報  ARM-Cortex-M4 32b MCUFPU, 125 DMIPS, up to 1.5MB Flash, 320KB RAM, USB OTG FS, 1 ADC, 2 DACs, 2 DFSDMs
PDF  207 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F413CG データシート(HTML) 158 Page - STMicroelectronics

Back Button STM32F413CG Datasheet HTML 154Page - STMicroelectronics STM32F413CG Datasheet HTML 155Page - STMicroelectronics STM32F413CG Datasheet HTML 156Page - STMicroelectronics STM32F413CG Datasheet HTML 157Page - STMicroelectronics STM32F413CG Datasheet HTML 158Page - STMicroelectronics STM32F413CG Datasheet HTML 159Page - STMicroelectronics STM32F413CG Datasheet HTML 160Page - STMicroelectronics STM32F413CG Datasheet HTML 161Page - STMicroelectronics STM32F413CG Datasheet HTML 162Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 158 / 207 page
background image
Electrical characteristics
STM32F413xG/H
158/207
DocID029162 Rev 2
6.3.26
FSMC characteristics
Unless otherwise specified, the parameters given in Table 87 to Table 94 for the FSMC
interface are derived from tests performed under the ambient temperature, fHCLK frequency
and VDD supply voltage conditions summarized in Table 15, with the following configuration:
Output speed is set to OSPEEDRy[1:0] = 10
Capacitance load C = 30 pF
Measurement points are done at CMOS levels: 0.5.VDD
Refer to Section 6.3.16: I/O port characteristics for more details on the input/output
characteristics.
Asynchronous waveforms and timings
Figure 53 through Figure 56 represent asynchronous waveforms and Table 87 through
Table 94 provide the corresponding timings. The results shown in these tables are obtained
with the following FSMC configuration:
AddressSetupTime = 0x1
AddressHoldTime = 0x1
DataSetupTime = 0x1 (except for asynchronous NWAIT mode, DataSetupTime = 0x5)
BusTurnAroundDuration = 0x0
In all timing tables, the THCLK is the HCLK clock period.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com