STM32F411RET6 datasheet(113/149 Pages) STMICROELECTRONICS

113 / 149 page

DocID026289 Rev 6

113/149

STM32F411xC STM32F411xE

Electrical characteristics

123

Figure 39. USB OTG FS timings: definition of data signal rise and fall time

6.3.20

12-bit ADC characteristics

Unless otherwise specified, the parameters given in Table 65 are derived from tests

performed under the ambient temperature, fPCLK2 frequency and VDDA supply voltage

conditions summarized in Table 14.

Table 64. USB OTG FS electrical characteristics(1)

1. Guaranteed by design.

Driver characteristics

Symbol

Parameter

Conditions

Min

Max

Unit

Rise time(2)

2. Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB

Specification - Chapter 7 (version 2.0).

CL = 50 pF

420

Fall time(2)

CL = 50 pF

trfm

Rise/ fall time matching

tr/tf

110

VCRS

Output signal crossover voltage

1.3

2.0

Table 65. ADC characteristics

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

VDDA

Power supply

VDDA −VREF+ < 1.2 V

1.7(1)

-3.6

VREF+

Positive reference voltage

1.7(1)

-VDDA

fADC

ADC clock frequency

VDDA = 1.7(1) to 2.4 V

0.6

MHz

VDDA = 2.4 to 3.6 V

0.6

MHz

fTRIG(2) External trigger frequency

fADC = 30 MHz,

12-bit resolution

1764

kHz

1/fADC

VAIN

Conversion voltage range(3)

0 (VSSA or VREF-

tied to ground)

-VREF+

RAIN(2)

External input impedance

See Equation 1 for

details

RADC(2)(4) Sampling switch resistance

CADC(2)

Internal sample and hold

capacitor

-4

STM32F411RET6 データシート(PDF) 113 Page - STMicroelectronics

STM32F411RET6 データシート(HTML) 113 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード