データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ENICSF2811PBKA データシート(PDF) 145 Page - Texas Instruments

部品番号 ENICSF2811PBKA
部品情報  Digital Signal Processors
PDF  172 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI1 [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI1 - Texas Instruments

ENICSF2811PBKA データシート(HTML) 145 Page - Texas Instruments

Back Button ENICSF2811PBKA Datasheet HTML 141Page - Texas Instruments ENICSF2811PBKA Datasheet HTML 142Page - Texas Instruments ENICSF2811PBKA Datasheet HTML 143Page - Texas Instruments ENICSF2811PBKA Datasheet HTML 144Page - Texas Instruments ENICSF2811PBKA Datasheet HTML 145Page - Texas Instruments ENICSF2811PBKA Datasheet HTML 146Page - Texas Instruments ENICSF2811PBKA Datasheet HTML 147Page - Texas Instruments ENICSF2811PBKA Datasheet HTML 148Page - Texas Instruments ENICSF2811PBKA Datasheet HTML 149Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 145 / 172 page
background image
ac
R
s
ADCIN0
C
10 pF
p
C
1.25 pF
h
Switch
Typical Values of the Input Circuit Components:
Switch Resistance (R ): 1 k
on
W
1 kW
Sampling Capacitor (C ): 1.25 pF
h
Parasitic Capacitance (C ): 10 pF
p
Source Resistance (R ): 50
s
W
28x DSP
Source
Signal
R
on
TMS320F2810, TMS320F2811, TMS320F2812
TMS320C2810, TMS320C2811, TMS320C2812
www.ti.com
SPRS174T – APRIL 2001 – REVISED MAY 2012
Table 6-45. AC Specifications
PARAMETER
MIN
TYP
MAX
UNIT
SINAD
Signal-to-noise ratio + distortion
62
dB
SNR
Signal-to-noise ratio
62
dB
THD (100 kHz)
Total harmonic distortion
–68
dB
ENOB (SNR)
Effective number of bits
10.1
Bits
SFDR
Spurious free dynamic range
69
dB
6.30.3 Current Consumption for Different ADC Configurations
Table 6-46. Current Consumption for Different ADC Configurations (at 25-MHz ADCCLK)(1)
IDDA (TYP)
(2)
IDDAIO (TYP)
IDD1 (TYP)
ADC OPERATING MODE/CONDITIONS
Mode A (Operational Mode):
40 mA
1 µA
0.5 mA
•
BG and REF enabled
•
PWD disabled
Mode B:
•
ADC clock enabled
7 mA
0
5 µA
•
BG and REF enabled
•
PWD enabled
Mode C:
•
ADC clock enabled
1 µA
0
5 µA
•
BG and REF disabled
•
PWD enabled
Mode D:
•
ADC clock disabled
1 µA
0
0
•
BG and REF disabled
•
PWD enabled
(1)
Test Conditions:
•
SYSCLKOUT = 150 MHz
•
ADC module clock = 25 MHz
•
ADC performing a continuous conversion of all 16 channels in Mode A
(2)
IDDA – includes current into VDDA1/VDDA2 and AVDDREFBG
Figure 6-39. ADC Analog Input Impedance Model
Copyright © 2001–2012, Texas Instruments Incorporated
Electrical Specifications
145
Submit Documentation Feedback
Product Folder Link(s): TMS320F2810 TMS320F2811 TMS320F2812 TMS320C2810 TMS320C2811 TMS320C2812



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com