データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

74AUP1T08-Q100 データシート (PDF) - Nexperia B.V. All rights reserved

74AUP1T08-Q100 Datasheet PDF - Nexperia B.V. All rights reserved
部品番号 74AUP1T08-Q100
ダウンロード  74AUP1T08-Q100 ダウンロード
ファイルサイズ   220.91 Kbytes
ページ   13 Pages
メーカー  NEXPERIA [Nexperia B.V. All rights reserved]
ホームページ  https://www.nexperia.com/
Logo NEXPERIA - Nexperia B.V. All rights reserved
部品情報 Low-power 2-input AND gate with voltage-level translator

74AUP1T08-Q100 Datasheet (PDF)

Go To PDF Page ダウンロード データシート
74AUP1T08-Q100 Datasheet PDF - Nexperia B.V. All rights reserved

部品番号 74AUP1T08-Q100
ダウンロード  74AUP1T08-Q100 Click to download

ファイルサイズ   220.91 Kbytes
ページ   13 Pages
メーカー  NEXPERIA [Nexperia B.V. All rights reserved]
ホームページ  https://www.nexperia.com/
Logo NEXPERIA - Nexperia B.V. All rights reserved
部品情報 Low-power 2-input AND gate with voltage-level translator

74AUP1T08-Q100 データシート (HTML) - Nexperia B.V. All rights reserved


74AUP1T08-Q100 製品詳細

1. General description
The 74AUP1T08-Q100 provides the single 2-input AND function. This device ensures a very low
static and dynamic power consumption across the entire VCC range from 2.3 V to 3.6 V.
The 74AUP1T08-Q100 is designed for logic-level translation applications with input switching levels
that accept 1.8 V low-voltage CMOS signals, while operating from either a single 2.5 V or 3.3 V
supply voltage.
The wide supply voltage range ensures normal operation as battery voltage drops from 3.6 V to
2.3 V.
This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry
disables the output, preventing the damaging backflow current through the device when it is
powered down.
Schmitt trigger inputs make the circuit tolerant to slower input rise and fall times across the entire
VCC range.
This product has been qualified to the Automotive Electronics Council (AEC) standard Q100
(Grade 1) and is suitable for use in automotive applications.

2. Features and benefits
• Automotive product qualification in accordance with AEC-Q100 (Grade 1)
• Specified from -40 °C to +85 °C and from -40 °C to +125 °C
• Wide supply voltage range from 2.3 V to 3.6 V
• High noise immunity
• ESD protection:
• HBM JESD22-A114F Class 3A exceeds 5000 V
• CDM JESD22-C101E exceeds 1000 V
• Low static power consumption; ICC = 1.5 μA (maximum)
• Latch-up performance exceeds 100 mA per JESD 78 Class II
• Inputs accept voltages up to 3.6 V
• Low noise overshoot and undershoot < 10 % of VCC
• IOFF circuitry provides partial power-down mode operation




同様の部品番号 - 74AUP1T08-Q100

メーカー部品番号データシート部品情報
logo
Nexperia B.V. All right...
74AUP1T08 NEXPERIA-74AUP1T08 Datasheet
202Kb / 15P
Low-power 2-input AND gate with voltage-level translator
74AUP1T08GW NEXPERIA-74AUP1T08GW Datasheet
202Kb / 15P
Low-power 2-input AND gate with voltage-level translator
logo
TECH PUBLIC Electronics...
74AUP1T08GWH-TP TECHPUBLIC-74AUP1T08GWH-TP Datasheet
2Mb / 7P
Low-power 2-input AND gate with voltage-level translator
logo
Nexperia B.V. All right...
74AUP1T08GX NEXPERIA-74AUP1T08GX Datasheet
202Kb / 15P
Low-power 2-input AND gate with voltage-level translator
More results


同様の説明 - 74AUP1T08-Q100

メーカー部品番号データシート部品情報
logo
NXP Semiconductors
74AUP1T58 NXP-74AUP1T58 Datasheet
101Kb / 17P
Low-power configurable gate with voltage-level translator
Rev. 02-29 September 2009
logo
Fairchild Semiconductor
74AUP1T97 FAIRCHILD-74AUP1T97 Datasheet
530Kb / 11P
Low Power Configurable Gate with Voltage-Level Translator
logo
Nexperia B.V. All right...
74AUP1T00 NEXPERIA-74AUP1T00 Datasheet
202Kb / 15P
Low-power 2-input NAND gate with voltage-level translator
74AUP1T08 NEXPERIA-74AUP1T08 Datasheet
202Kb / 15P
Low-power 2-input AND gate with voltage-level translator
74AUP1T32 NEXPERIA-74AUP1T32 Datasheet
202Kb / 15P
Low-power 2-input OR-gate with voltage-level translator
74AUP1T97-Q100 NEXPERIA-74AUP1T97-Q100 Datasheet
235Kb / 15P
Low-power configurable gate with voltage-level translator
Rev. 3 - 27 January 2022
74AUP1T02 NEXPERIA-74AUP1T02 Datasheet
233Kb / 13P
Low-power 2-input NOR gate with voltage-level translator
Rev. 3 - 22 February 2022
74AUP1T58 NEXPERIA-74AUP1T58 Datasheet
267Kb / 18P
Low-power configurable gate with voltage-level translator
Rev. 7 - 26 January 2022
74AUP1T86 NEXPERIA-74AUP1T86 Datasheet
236Kb / 14P
Low-power 2-input EXCLUSIVE-OR gate with voltage-level translator
Rev. 3 - 26 January 2022
74AUP1T87 NEXPERIA-74AUP1T87 Datasheet
234Kb / 13P
Low-power 2-input EXCLUSIVE-NOR gate with voltage-level translator
Rev. 3 - 26 January 2022
More results



リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com