データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

S93WD462 データシート(PDF) 3 Page - Summit Microelectronics, Inc.

部品番号 S93WD462
部品情報  Precision Supply-Voltage Monitor and Reset Controller With a Watchdog Timer and 1k-bit Microwire Memory
PDF  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  SUMMIT [Summit Microelectronics, Inc.]
ホームページ  http://www.summitmicro.com
Logo SUMMIT - Summit Microelectronics, Inc.

S93WD462 データシート(HTML) 3 Page - Summit Microelectronics, Inc.

  S93WD462 Datasheet HTML 1Page - Summit Microelectronics, Inc. S93WD462 Datasheet HTML 2Page - Summit Microelectronics, Inc. S93WD462 Datasheet HTML 3Page - Summit Microelectronics, Inc. S93WD462 Datasheet HTML 4Page - Summit Microelectronics, Inc. S93WD462 Datasheet HTML 5Page - Summit Microelectronics, Inc. S93WD462 Datasheet HTML 6Page - Summit Microelectronics, Inc. S93WD462 Datasheet HTML 7Page - Summit Microelectronics, Inc. S93WD462 Datasheet HTML 8Page - Summit Microelectronics, Inc. S93WD462 Datasheet HTML 9Page - Summit Microelectronics, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 14 page
background image
3
S93WD462/S93WD463
2029
2.2 1/23/01
SUMMIT MICROELECTRONICS, Inc.
Instructions, addresses, and write data are clocked into
the DI pin on the rising edge of the clock (SK). The DO
pin is normally in a high impedance state except when
reading data from the device, or when checking the
ready/busy status after a write operation.
The ready/busy status can be determined after the start
of a write operation by selecting the device (CS high)
and polling the DO pin; DO low indicates that the write
operation is not completed, while DO high indicates that
the device is ready for the next instruction. See the
Applications Aid section for detailed use of the ready
busy status.
The format for all instructions is: one start bit; two op
code bits and either six (x16) or seven (x8) address or
instruction bits.
Read
Upon receiving a READ command and an address
(clocked into the DI pin), the DO pin of the S93WD462/
WD463 will come out of the high impedance state and,
will first output an initial dummy zero bit, then begin
shifting out the data addressed (MSB first). The output
data bits will toggle on the rising edge of the SK clock and
are
stable
after
the
specified
time
delay
(tPD0 or tPD1).
Write
After receiving a WRITE command, address and the
data, the CS (Chip Select) pin must be deselected for a
minimum of 250ns (tCSMIN). The falling edge of CS will
start automatic erase and write cycle to the memory
location specified in the instruction. The ready/busy
status of the S93WD462/WD463 can be determined by
selecting the device and polling the DO pin.
Figure 1. Sychronous Data Timing
Figure 2. Read Instruction Timing
SK
2029 ILL 3.0
DI
CS
DO
t DIS
t
PD0,
t
PD1
tCSMIN
tCSS
tDIS
tDIH
tSKHI
t CSH
VALID
VALID
DATA V ALID
t SKLOW
SK
2029 ILL4.0
CS
DI
DO
tCS
STANDBY
tHZ
HIGH-Z
HIGH-Z
11
0
AN AN–1
A0
0
DN DN–1
D1
D0
tPD0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com