データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

SPWF04SA データシート(PDF) 14 Page - STMicroelectronics

部品番号 SPWF04SA
部品情報  Standalone and Serial-to-Wi-Fi b/g/n intelligent modules
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPWF04SA データシート(HTML) 14 Page - STMicroelectronics

Back Button SPWF04SA Datasheet HTML 10Page - STMicroelectronics SPWF04SA Datasheet HTML 11Page - STMicroelectronics SPWF04SA Datasheet HTML 12Page - STMicroelectronics SPWF04SA Datasheet HTML 13Page - STMicroelectronics SPWF04SA Datasheet HTML 14Page - STMicroelectronics SPWF04SA Datasheet HTML 15Page - STMicroelectronics SPWF04SA Datasheet HTML 16Page - STMicroelectronics SPWF04SA Datasheet HTML 17Page - STMicroelectronics SPWF04SA Datasheet HTML 18Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 27 page
background image
Host interfaces
SPWF04SA, SPWF04SC
14/27
DocID029757 Rev 5
7
Host interfaces
SPWF04S supports UART and SPI interfaces for connecting the module with a host
processor. The pins to be used in the two possible configurations are indicated in the Table
5: "Pinout description". By default, SPWF04S works using the UART port with AT
commands. To switch SPI on, the pin corresponding to GPIO[9] must be driven high during
boot to force the device to handle incoming commands over SPI instead of UART.
7.1
UART interface
The SPWF04S can be interfaced with an external host using the UART interface shown in
Figure 2: "UART connection with host device". This configuration is used by default, with
four signals including RTS and CTS for HW flow control. The UART baud rate is
configurable in the 1200-921600 range. The default configuration is 115200/8/n/1 with flow
control disabled.
Figure 2: UART connection with host device
7.2
SPI interface
The SPWF04S can be interfaced as a slave with an external host by using the SPI
interface as shown in Figure 3: "SPI connection with host device". There are four SPI
signals and an additional host interrupt signal. SPI signals are detailed in the Table 7: "SPI
signals". This Interrupt signal allows the SPI slave to alert the SPI master that it has data to
send. In turn, the SPI master needs to assert the GPIO connected to the SPWF04S chip
select and to start the CLK signal to send data to the slave.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com