データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

SLG46200 データシート(PDF) 21 Page - Dialog Semiconductor

部品番号 SLG46200
部品情報  GreenPAK Programmable Mixed Signal Array
PDF  69 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  DIALOG [Dialog Semiconductor]
ホームページ  http://www.dialog-semiconductor.com/
Logo DIALOG - Dialog Semiconductor

SLG46200 データシート(HTML) 21 Page - Dialog Semiconductor

Back Button SLG46200 Datasheet HTML 17Page - Dialog Semiconductor SLG46200 Datasheet HTML 18Page - Dialog Semiconductor SLG46200 Datasheet HTML 19Page - Dialog Semiconductor SLG46200 Datasheet HTML 20Page - Dialog Semiconductor SLG46200 Datasheet HTML 21Page - Dialog Semiconductor SLG46200 Datasheet HTML 22Page - Dialog Semiconductor SLG46200 Datasheet HTML 23Page - Dialog Semiconductor SLG46200 Datasheet HTML 24Page - Dialog Semiconductor SLG46200 Datasheet HTML 25Page - Dialog Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 69 page
background image
000-0046200-124
Page 16 of 64
SLG46200
9.0 Pulse Width Modulator (PWM)
The SLG46200 contains a 2-input Pulse Width Modulator with an 8-bit resolution and 7.8MHz clocking speed. The PWM has a
4:1 mux for IN1 selection, an 8-bit Comparator, a Mode Select option and a Dead Band Control function.
9.1 PWM Input Modes
IN1 for the PWM is an 8-bit data string that can be selected from one of four sources; the ADC Output, the S2P <15:8>, the Finite
State Machine (through the Counter/Delay logic cells) or the source IN- of the DCMP1 logic cell. Reg <408:407> is used as a
2-bit selection input to the 4:1 mux with the previously mentioned 8-bit data strings.
IN2’s 8-bit data string is sourced from the Counter/Delay logic cell in the SLG46200 device.
The 8-bit PWM has two control signals; a SET bit and a Power Down signal. Both of these signals come from the SLG46200’s
Connection Matrix.
If SET = “1” then PWM IN1 = “255”, otherwise PWM normal operation
If PWR DOWN = “1” then PWM is “off”, otherwise PWM is “on”
9.2 PWM Output Mode Selection
The output (OUT+) duty cycle can be set to either 0% to 99.6% or 0.39% to 100%. When both inputs are equal the output signal
(EQ) will go high.
9.3 PWM Functional Diagram
Figure 5. PWM Functional Diagram
8-bit comparator
IN1
IN2
01
00
ADC<7:0>
From DCMP1 IN-
11
10
S2P <15:8>
FSM0(Q<7:0>)
EQ
OUT
From Connection Matrix output <1>
reg <408:407>
Q4PWM<7:0>
(8 bits ramp data from CNT1/DLY1)
From Connection Matrix output <2>
PWR DOWN
SET
CLK4PWM
To Connection Matrix input <29>
Mode
Select
3-bit delay
dead band
control
reg <413>
reg <411:409>
To Connection Matrix input <22>
To Connection Matrix input <28>
To Connection Matrix input <27>
OUT+
OUT-
OUT
01
00
S2P <7:0>
reg <382:375>
11
10
reg <390:383>
reg <398:391>
1
0
reg <404:403>
Connection Matrix
output <11:10>
reg <318>
<1:0>
2
8
2
8
8
3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com