データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

P89LPC904FD データシート(PDF) 21 Page - NXP Semiconductors

部品番号 P89LPC904FD
部品情報  8-bit microcontrollers with two-clock accelerated 80C51 core 1 kB 3 V byte-erasable Flash with 8-bit A/D converter
PDF  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  PHILIPS [NXP Semiconductors]
ホームページ  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

P89LPC904FD データシート(HTML) 21 Page - NXP Semiconductors

Back Button P89LPC904FD Datasheet HTML 17Page - NXP Semiconductors P89LPC904FD Datasheet HTML 18Page - NXP Semiconductors P89LPC904FD Datasheet HTML 19Page - NXP Semiconductors P89LPC904FD Datasheet HTML 20Page - NXP Semiconductors P89LPC904FD Datasheet HTML 21Page - NXP Semiconductors P89LPC904FD Datasheet HTML 22Page - NXP Semiconductors P89LPC904FD Datasheet HTML 23Page - NXP Semiconductors P89LPC904FD Datasheet HTML 24Page - NXP Semiconductors P89LPC904FD Datasheet HTML 25Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 41 page
background image
Philips Semiconductors
P89LPC904
8-bit microcontrollers with two-clock accelerated 80C51 core
Preliminary data
Rev. 02 — 25 June 2004
21 of 41
9397 750 13521
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
8.13 I/O ports
The P89LPC904 has either 5 or 6 I/O pins depending on the reset pin option chosen.
Refer to Table 6.
8.13.1
Port configurations
All but one I/O port pin on the P89LPC904 may be configured by software to one of
four types on a bit-by-bit basis. These are: quasi-bidirectional (standard 80C51 port
outputs), push-pull, open drain, and input-only. Two configuration registers for each
port select the output type for each port pin.
P1.5 (RST) can only be an input and cannot be configured.
Fig 6.
Interrupt sources, interrupt enables, and power-down wake-up sources (P89LPC904).
002aaa784
BOPD
EBO
KBIF
EKBI
INTERRUPT
TO CPU
WAKE-UP
(IF IN POWER-DOWN)
EWDRT
CMF
EC
EA (IE0.7)
RTCF
ERTC
(RTCCON.1)
WDOVF
TF1
ET1
TI & RI/RI
ES/ESR
TI
EST
TF0
ET0
ENADCI1
ADCI1
ENBI1
ENBI1
ENBI0
ENBI0
EAD
Table 6:
Number of I/O pins available
Clock source
Reset option
Number of I/O pins
(8-pin package)
On-chip oscillator or Watchdog oscillator
No external reset (except during power-up)
6
External RST pin supported
5
External clock input
No external reset (except during power-up)
5
External RST pin supported
4



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com