データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AM29F017D データシート(PDF) 14 Page - SPANSION

部品番号 AM29F017D
部品情報  16 Megabit (2 M x 8-Bit) CMOS 5.0 Volt-only, Uniform Sector Flash Memory
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  SPANSION [SPANSION]
ホームページ  http://www.spansion.com
Logo SPANSION - SPANSION

AM29F017D データシート(HTML) 14 Page - SPANSION

Back Button AM29F017D Datasheet HTML 10Page - SPANSION AM29F017D Datasheet HTML 11Page - SPANSION AM29F017D Datasheet HTML 12Page - SPANSION AM29F017D Datasheet HTML 13Page - SPANSION AM29F017D Datasheet HTML 14Page - SPANSION AM29F017D Datasheet HTML 15Page - SPANSION AM29F017D Datasheet HTML 16Page - SPANSION AM29F017D Datasheet HTML 17Page - SPANSION AM29F017D Datasheet HTML 18Page - SPANSION Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 44 page
background image
Am29F017D
13
pre v io us ly
pr ote c t ed
s e c t o r
g r oups
are
protected again. Figure 1 shows the algorithm, and
the Temporary Sector/Sector Group Unprotect dia-
gram shows the timing waveforms, for this feature.
Figure 1.
Temporary Sector Group Unprotect
Operation
Hardware Data Protection
The command sequence requirement of unlock cycles
for programming or erasing provides data protection
against inadvertent writes (refer to the Command Defi-
nitions table). In addition, the following hardware data
protection measures prevent accidental erasure or pro-
gramming, which might otherwise be caused by spuri-
ous system level signals during VCC power-up and
power-down transitions, or from system noise.
Low VCC Write Inhibit
When VCC is less than VLKO, the device does not ac-
cept any write cycles. This protects data during VCC
power-up and power-down. The command register and
all internal program/erase circuits are disabled, and the
device resets. Subsequent writes are ignored until VCC
is greater than VLKO. The system must provide the
proper signals to the control pins to prevent uninten-
tional writes when VCC is greater than VLKO.
Write Pulse “Glitch” Protection
Noise pulses of less than 5 ns (typical) on OE#, CE# or
WE# do not initiate a write cycle.
Logical Inhibit
Write cycles are inhibited by holding any one of OE# =
VIL, CE# = VIH or WE# = VIH. To initiate a write cycle,
CE# and WE# must be a logical zero while OE# is a
logical one.
Power-Up Write Inhibit
If WE# = CE# = VIL and OE# = VIH during power up, the
device does not accept commands on the rising edge
of WE#. The internal state machine is automatically
reset to reading array data on power-up.
START
Perform Erase or
Program Operations
RESET# = VIH
Temporary Sector Group
Unprotect
Completed (Note 2)
RESET# = VID
(Note 1)
Notes:
1. All protected sector groups unprotected.
2. All previously protected sector groups are protected
once again.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com