IPU07N03LA datasheet(2/9 Pages) INFINEON

2 / 9 page

IPU07N03LA

Parameter

Symbol Conditions

Unit

min.

typ.

max.

Thermal characteristics

Thermal resistance, junction - case

R thJC

1.8

K/W

SMD version, device on PCB

R thJA

minimal footprint

6 cm

2 cooling area4)

Electrical characteristics, at T j=25 °C, unless otherwise specified

Static characteristics

Drain-source breakdown voltage

V (BR)DSS V GS=0 V, I D=1 mA

Gate threshold voltage

V GS(th)

V DS=V GS, I D=40 µA

1.2

1.6

Zero gate voltage drain current

I DSS

V DS=25 V, V GS=0 V,

T j=25 °C

0.1

µA

V DS=25 V, V GS=0 V,

T j=125 °C

100

Gate-source leakage current

I GSS

V GS=20 V, V DS=0 V

100

Drain-source on-state resistance

R DS(on)

V GS=4.5 V, I D=30 A

8.1

10.1

Ω

V GS=10 V, I D=30 A

5.4

6.5

Gate resistance

R G

1.2

Ω

Transconductance

g fs

|V DS|>2|I D|R DS(on)max,

I D=30 A

4) Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm2 (one layer, 70 µm thick) copper area for drain

connection. PCB is vertical in still air.

Values

1) Current is limited by bondwire; with an R

thJC=1.8 K/W the chip is able to carry 88 A.

2) See figure 3

3) T

j,max=150 °C and duty cycle D <0.25 for V GS<-5 V

Rev. 1.1

page 2

2003-02-06

IPU07N03LA データシート(PDF) 2 Page - Infineon Technologies AG

IPU07N03LA データシート(HTML) 2 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9

データシートダウンロード