ST62T52CB6 datasheet(21/78 Pages) STMICROELECTRONICS

部品番号	ST62T52CB6

部品情報	8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, SAFE RESET, AUTO-RELOAD TIMER AND EEPROM

PDF	78 Pages

Scroll/Zoom	100%

メーカー	STMICROELECTRONICS [STMicroelectronics]

ホームページ	http://www.st.com

Logo

21 / 78 page

21/78

ST62T52C ST62T62C/E62C

CLOCK SYSTEM (Cont’d)

Figure 11. Clock Circuit Block Diagram

Figure 12. Maximum Operating Frequency (fMAX) versus Supply Voltage (VDD)

Notes:

1. In this area, operation is guaranteed at the

quartz crystal frequency.

2. When the OSG is disabled, operation in this

area is guaranteed at the crystal frequency. When

the OSG is enabled, operation in this area is guar-

anteed at a frequency of at least fOSG Min.

3. When the OSG is disabled, operation in this

area is guaranteed at the quartz crystal frequency.

When the OSG is enabled, access to this area is

prevented. The internal frequency is kept a fOSG.

4. When the OSG is disabled, operation in this

area is not guaranteed

When the OSG is enabled, access to this area is

prevented. The internal frequency is kept at fOSG.

MAIN

OSCILLATOR

OSG

LFAO

Core

: 13

: 12

: 1

TIMER 1

Watchdog

POR

fINT

Main Oscillator off

2.5

3.644.555.5

Maximum FREQUENCY (MHz)

SUPPLY VOLTAGE (VDD)

fOSG

fOSG Min (at 85°C)

VR01807J

fOSG Min (at 125°C)

ST62T52CB6 データシート(PDF) 21 Page - STMicroelectronics

ST62T52CB6 データシート(HTML) 21 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78

データシートダウンロード