データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ZL2103ALAF データシート(PDF) 14 Page - Renesas Technology Corp

部品番号 ZL2103ALAF
部品情報  3A Digital-DC Synchronous Step-Down DC/DC Converter
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RENESAS [Renesas Technology Corp]
ホームページ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

ZL2103ALAF データシート(HTML) 14 Page - Renesas Technology Corp

Back Button ZL2103ALAF Datasheet HTML 10Page - Renesas Technology Corp ZL2103ALAF Datasheet HTML 11Page - Renesas Technology Corp ZL2103ALAF Datasheet HTML 12Page - Renesas Technology Corp ZL2103ALAF Datasheet HTML 13Page - Renesas Technology Corp ZL2103ALAF Datasheet HTML 14Page - Renesas Technology Corp ZL2103ALAF Datasheet HTML 15Page - Renesas Technology Corp ZL2103ALAF Datasheet HTML 16Page - Renesas Technology Corp ZL2103ALAF Datasheet HTML 17Page - Renesas Technology Corp ZL2103ALAF Datasheet HTML 18Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 28 page
background image
ZL2103
FN6966 Rev 5.00
Page 14 of 28
May 3, 2011
The resistor setting method can be used to set the output voltage
to levels not available in Table 2. To set VOUT using resistors, use
Table 4 to select the resistor that corresponds to the desired
voltage.
The output voltage may also be set to any value between 0.6V
and 5.0V using the I2C interface. See Application Note AN2033
for details.
Start-up Procedure
The ZL2103 follows a specific internal start-up procedure after
power is applied to the VDD pins (VDDP and VDDS). Table 3
describes the start-up sequence.
If the device is to be synchronized to an external clock source, the
clock frequency must be stable prior to asserting the EN pin. The
device requires approximately 5ms to 10ms to check for specific
values stored in its internal memory. If the user has stored values
in memory, those values will be loaded. The device will then
check the status of all multi-mode pins and load the values
associated with the pin settings.
Once this process is completed, the device is ready to accept
commands via the I2C/SMBus interface and the device is ready
to be enabled. Once enabled, the device requires approximately
2ms before its output voltage may be allowed to start its
ramp-up process. If a soft-start delay period less than 2ms has
been configured (using PMBus commands), the device will
default to a 2ms delay period. If a delay period greater than 2ms
is configured, the device will wait for the configured delay period
prior to starting to ramp its output.
After the delay period has expired, the output will begin to ramp
towards its target voltage according to the pre-configured
soft-start ramp time that has been set using the SS pin. It should
be noted that if the EN pin is tied to VDDP or VDDS, the device
will still require approximately 5ms to 10ms before the output
can begin its ramp-up as described in Table 3.
Soft-start Delay and Ramp Times
It may be necessary to set a delay from when an enable signal is
received until the output voltage starts to ramp to its target
value. In addition, the designer may wish to set the time required
for VOUT to ramp to its target value after the delay period has
expired. These features may be used as part of an overall inrush
current management strategy or to control how fast a load IC is
turned on. The ZL2103 gives the system designer several options
for precisely and independently controlling both the delay and
ramp time periods.
The soft-start delay period begins when the EN pin is asserted
and ends when the delay time expires. The soft-start delay period
is set using the SS pin. Precise ramp delay timing mode reduces
the delay time variations and is available when the appropriate
bit in the MISC_CONFIG register had been set. Please refer to
Application Note AN2033 for details.
The soft-start ramp timer enables a precisely controlled ramp to
the nominal VOUT value that begins once the delay period has
expired. The ramp-up is guaranteed monotonic and its slope may
be precisely set using the SS pin. Using the pin-strap method, the
soft-start delay and ramp times can be set to one of three
standard values according to Table 5.
If the desired soft-start delay and ramp times are not one of the
values listed in Table 5, the times can be set to a custom value by
connecting a resistor from the SS pin to SGND using the
TABLE 4. RESISTORS FOR SETTING OUTPUT VOLTAGE
RSET
(k
)
VOUT
(V)
10
0.6
11
0.7
12.1
0.75
13.3
0.8
14.7
0.9
16.2
1.0
17.8
1.1
19.6
1.2
21.5
1.25
23.7
1.3
26.1
1.4
28.7
1.5
31.6
1.6
34.8
1.7
38.3
1.8
42.2
1.9
46.4
2.0
51.1
2.1
56.2
2.2
61.9
2.3
68.1
2.4
75
2.5
82.5
2.6
90.9
2.7
100
2.8
110
2.9
121
3.0
133
3.1
147
3.2
162
3.3
178
5.0
TABLE 5. SOFT-START DELAY AND RAMP SETTINGS
SS PIN SETTING
DELAY AND
RAMP TIME
(ms)
UVLO
LOW
2
7.5V
OPEN
5
HIGH
10



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com