データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

LADLD37L-SH2-R データシート(PDF) 3 Page - Unisonic Technologies

部品番号 LADLD37L-SH2-R
部品情報  ULTRA LOW DROPOUT LINEAR REGULATOR
PDF  7 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  UTC [Unisonic Technologies]
ホームページ  http://www.utc-ic.com
Logo UTC - Unisonic Technologies

LADLD37L-SH2-R データシート(HTML) 3 Page - Unisonic Technologies

  LADLD37L-SH2-R Datasheet HTML 1Page - Unisonic Technologies LADLD37L-SH2-R Datasheet HTML 2Page - Unisonic Technologies LADLD37L-SH2-R Datasheet HTML 3Page - Unisonic Technologies LADLD37L-SH2-R Datasheet HTML 4Page - Unisonic Technologies LADLD37L-SH2-R Datasheet HTML 5Page - Unisonic Technologies LADLD37L-SH2-R Datasheet HTML 6Page - Unisonic Technologies LADLD37L-SH2-R Datasheet HTML 7Page - Unisonic Technologies  
Zoom Inzoom in Zoom Outzoom out
 3 / 7 page
background image
LXXLD37
Preliminary
CMOS IC
UNISONICTECHNOLOGIESCO.,LTD
3 of 7
www.unisonic.com.tw
QW-R102-091.b
PIN DESCRIPTION
PIN NO.
HSOP-8
DFN3030-10
PIN NAME
DESCRIPTION
1
-
GND
Ground pin.
2
2
FB
There’s an external resistor divider connected to this pin which is
necessary to give the feedback voltage to the regulator. The
external circuit is combined as the follow: between VOUT and FB
is R1(connected with a bypass capacitor which can improve the
load transient response),and between FB and ground is R2.The
value of R2 and R1 are recommended between 100Ω~10kΩ.So
the output voltage is equals:
VOUT=0.8×(1+
R2
R1
)(V)
3, 4
3, 4, 5
VOUT
The output voltage pin of the regulator. There should be set an
output capacitor to compensate for closed-loop and also to
improve transient responses. It’s necessary to connect Pin 3 and
Pin 4 together by wide tracks.
5
6, 7, 8
VIN
This pin is the main supply input.
It’s necessary to connect the Exposed Pad and VIN together for
lower dropout voltage. Monitoring this pin’s voltage can reset
Power-On.
6
10
VCNTL
Power input pin of the control circuitry. Connecting this pin to a
+5V (recommended) supply voltage provides the bias for the
control circuitry. The voltage at this pin is monitored for
Power-On Reset purpose.
7
1
POK
Output pin for Power-OK signal output.
Being an open drain output, through senescing FB voltage, this
pin can show the users the output voltage’s states. That’s this pin
will be low under any of these two situations: the rising FB
voltage is not above the VPOK threshold; the falling FB voltage is
below the VPNOK threshold. That indicates the output voltage is
not ready for users.
8
9
EN
Input Enable control pin. The output voltage can be shut down
when this pin is below 0.5V. This pin’s voltage can be set higher
than VCNTL voltage by an internal 10μA current source, and then
the regulator will begin working normally.



Html Pages

1 2 3 4 5 6 7


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com