データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

SSM3515CCBZ-R7 データシート(PDF) 9 Page - Analog Devices

部品番号 SSM3515CCBZ-R7
部品情報  Audio Amplifier
PDF  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

SSM3515CCBZ-R7 データシート(HTML) 9 Page - Analog Devices

Back Button SSM3515CCBZ-R7 Datasheet HTML 5Page - Analog Devices SSM3515CCBZ-R7 Datasheet HTML 6Page - Analog Devices SSM3515CCBZ-R7 Datasheet HTML 7Page - Analog Devices SSM3515CCBZ-R7 Datasheet HTML 8Page - Analog Devices SSM3515CCBZ-R7 Datasheet HTML 9Page - Analog Devices SSM3515CCBZ-R7 Datasheet HTML 10Page - Analog Devices SSM3515CCBZ-R7 Datasheet HTML 11Page - Analog Devices SSM3515CCBZ-R7 Datasheet HTML 12Page - Analog Devices SSM3515CCBZ-R7 Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 41 page
background image
Data Sheet
SSM3515
Rev. A| Page 9 of 41
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
12
3
4
A
B
C
D
VREG50/
AVDD
AGND
PGND
BST–
SDA
ADDR
OUT–
OUT–
SCL
REG_EN
PVDD
PVDD
VREG18/
DVDD
FSYNC
OUT+
OUT+
SDATA
BCLK
PGND
BST+
E
Figure 6. Pin Configuration (Top Side View)
Table 9. Pin Function Descriptions
Pin No.
Mnemonic
Type1
Description
A1
VREG50/AVDD
AOUT
5 V Regulator Output.
A2
AGND
PWR
Analog Ground. It is recommended to connect the AGND pin to a single ground plane on the board.
A3
PGND
PWR
Power Stage Ground. The PGND pin is shorted internally. It is recommended to connect PGND to a
single ground plane on the board.
A4
BST−
AIN
Bootstrap Capacitor for OUT−.
B1
SDA
DIO
I2C Serial Data.
B2
ADDR
DIN
I2C Address Selection.
B3
OUT−
AOUT
Power Stage Inverting Output.
B4
OUT−
AOUT
Power Stage Inverting Output.
C1
SCL
DIN
I2C Clock.
C2
REG_EN
AIN
Regulator Enable Tie to PVDD to Enable Regulators.
C3
PVDD
PWR
Power Stage Supply.
C4
PVDD
PWR
Power Stage Supply.
D1
VREG18/DVDD
PWR
1.8 V Regulator Output/DVDD Input.
D2
FSYNC
DIN
TDM Frame Sync Input.
D3
OUT+
AOUT
Power Stage Noninverting Output.
D4
OUT+
AOUT
Power Stage Noninverting Output.
E1
SDATA
DIO
Serial Data Input to DAC.
E2
BCLK
DIN
TDM Bit Clock Input.
E3
PGND
PWR
Power Stage Ground. The PGND pin is shorted internally. It is recommended to connect PGND to a
single ground plane on the board.
E4
BST+
AIN
Bootstrap Capacitor for OUT+.
1 AOUT is analog output; PWR is power supply or ground pin; AIN is analog input; DIO is digital input/output; DIN is digital input.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com