データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

GPBA02A データシート(PDF) 3 Page - Generalplus Technology Inc.

部品番号 GPBA02A
部品情報  I/O Extender
PDF  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  GENERALPLUS [Generalplus Technology Inc.]
ホームページ  http://www.generalplus.com
Logo GENERALPLUS - Generalplus Technology Inc.

GPBA02A データシート(HTML) 3 Page - Generalplus Technology Inc.

  GPBA02A Datasheet HTML 1Page - Generalplus Technology Inc. GPBA02A Datasheet HTML 2Page - Generalplus Technology Inc. GPBA02A Datasheet HTML 3Page - Generalplus Technology Inc. GPBA02A Datasheet HTML 4Page - Generalplus Technology Inc. GPBA02A Datasheet HTML 5Page - Generalplus Technology Inc. GPBA02A Datasheet HTML 6Page - Generalplus Technology Inc. GPBA02A Datasheet HTML 7Page - Generalplus Technology Inc. GPBA02A Datasheet HTML 8Page - Generalplus Technology Inc. GPBA02A Datasheet HTML 9Page - Generalplus Technology Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 21 page
background image
GPBA02A
© Generalplus Technology Inc.
Proprietary & Confidential
3
JAN. 06, 2011
Version: 1.6
I/O Extender
1. GENERAL DESCRIPTION
GPBA02A, a newly invented I/O Extender for micro-controller
extends I/O pads usage. It equips with a standard SPI (Mode 0)
communication-processing block, and combines with 24 I/O ports.
With high-speed bit AND/OR/XOR capability for each bit in internal
configuration registers, I/Os’ status can be modified within fewer
host CPU cycles. These I/Os are provided with strong driver
ability to drive LED directly. More details are described as follow.
2. FEATURES
Operating Voltage
Chip operating voltage (VDD): 2.2V – 5.5V
I/O operating voltage (VDDIO): 2.2V – 5.5V
Standard SPI(Mode 0)Interface
4 pins for SPI communication
Chip select signal CSB as transmit enable signal
Serial clock SCK (max 6MHz) as data synchronization
signal for transmitting and receiving
Receives command and data from host via MOSI pin
Transmits data to host via MISO pin
24 I/Os
24 bi-directional I/O lines
Users can set the corresponding registers to select pull
high/low resistors, or buffer/open-drain outputs.
Users can write the corresponding registers to execute
high-speed AND/OR/XOR function for each bit in those I/O
configuration registers.
Reset Management
Power on reset
Software control reset
3. BLOCK DIAGRAM



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com