GD25LE80CSIG datasheet(16/68 Pages) GIGADEVICE

部品番号	GD25LE80CSIG

部品情報	1.8V Uniform Sector Dual and Quad Serial Flash

PDF	68 Pages

Scroll/Zoom	100%

メーカー	GIGADEVICE [GigaDevice Semiconductor (Beijing) Inc.]

ホームページ	http://www.gigadevice.com/

Logo

16 / 68 page

1.8V Uniform Sector

Dual and Quad Serial Flash

GD25LE80C

7.1 Write Enable (WREN) (06H)

The Write Enable (WREN) command is for setting the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit must

be set prior to every Page Program (PP), Sector Erase (SE), Block Erase (BE), Chip Erase (CE), Write Status Register

(WRSR) and Erase/Program Security Registers command. The Write Enable (WREN) command sequence: CS# goes low

 sending the Write Enable command  CS# goes high.

Figure 2. Write Enable Sequence Diagram

Command

06H

CS#

SCLK

High-Z

7.2 Write Disable (WRDI) (04H)

The Write Disable command is for resetting the Write Enable Latch (WEL) bit. The Write Disable command sequence: CS#

goes low Sending the Write Disable command CS# goes high. The WEL bit is reset by following condition: Power-up

and upon completion of the Write Status Register, Page Program, Sector Erase, Block Erase, Chip Erase, Erase/Program

Security Registers and Reset commands.

Figure 3. Write Disable Sequence Diagram

Command

04H

CS#

SCLK

High-Z

GD25LE80CSIG データシート(PDF) 16 Page - GigaDevice Semiconductor (Beijing) Inc.