 |
データシートサーチシステム |
|
|
データシートサーチシステム |
|
GD25LQ32DNJS データシート(PDF) 58 Page - GigaDevice Semiconductor (Beijing) Inc. |
|
|
|||||||||||||||||||||||||||||
GD25LQ32DNJS データシート(HTML) 58 Page - GigaDevice Semiconductor (Beijing) Inc. |
|
|
58 / 72 page  1.8V Uniform Sector Dual and Quad Serial Flash GD25LQ32D 58 8.6. AC CHARACTERISTICS (T= -40 ℃~85℃, VCC=1.65~2.0V, CL=30pf) Symbol Parameter Min. Typ. Max. Unit. FC Serial Clock Frequency For: all command except for 03H 120 MHz fR Serial Clock Frequency For: Read (03H) 80 MHz tCLH Serial Clock High Time 3.5 ns tCLL Serial Clock Low Time 3.5 ns tCLCH Serial Clock Rise Time (Slew Rate) 0.1 V/ns tCHCL Serial Clock Fall Time (Slew Rate) 0.1 V/ns tSLCH CS# Active Setup Time 5 ns tCHSH CS# Active Hold Time 5 ns tSHCH CS# Not Active Setup Time 5 ns tCHSL CS# Not Active Hold Time 5 ns tSHSL CS# High Time (Read/Write) 20 ns tSHQZ Output Disable Time 6 ns tCLQX Output Hold Time 1.2 ns tDVCH Data In Setup Time 2 ns tCHDX Data In Hold Time 2 ns tHLCH Hold# Low Setup Time (Relative To Clock) 5 ns tHHCH Hold# High Setup Time (Relative To Clock) 5 ns tCHHL Hold# High Hold Time (Relative To Clock) 5 ns tCHHH Hold# Low Hold Time (Relative To Clock) 5 ns tHLQZ Hold# Low To High-Z Output 6 ns tHHQX Hold# High To Low-Z Output 6 ns tCLQV Clock Low To Output Valid (CL = 30pF) 7 ns Clock Low To Output Valid (CL = 15pF) 6 ns tWHSL Write Protect Setup Time Before CS# Low 20 ns tSHWL Write Protect Hold Time After CS# High 100 ns tDP CS# High To Deep Power-Down Mode 20 μs tRES1 CS# High To Standby Mode Without Electronic Signature Read 20 μs tRES2 CS# High To Standby Mode With Electronic Signature Read 20 μs tSUS CS# High To Next Command After Suspend 20 μs tRS Latency Between Resume And Next Suspend 100 μs tW Write Status Register Cycle Time 5 35 ms tRST CS# High To Next Command After Reset (Except From Erase) 30 μs tRST_E CS# High To Next Command After Reset (From Erase) 12 ms tPP Page Programming Time 0.7 2.4 ms tSE Sector Erase Time 90 500 ms tBE1 Block Erase Time (32K Bytes) 0.3 0.8 s tBE2 Block Erase Time (64K Bytes) 0.45 1.2 s tCE Chip Erase Time (GD25LQ32D) 20 40 s Note: 1. Typical value tested at T = 25 ℃. 2. Value guaranteed by design and/or characterization, not 100% tested in production. |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか？ [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Japanese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
