データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

SH7269 データシート(PDF) 21 Page - Renesas Technology Corp

部品番号 SH7269
部品情報  Transmission/Reception of Renesas SPDIF Interface
PDF  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RENESAS [Renesas Technology Corp]
ホームページ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7269 データシート(HTML) 21 Page - Renesas Technology Corp

Back Button SH7269 Datasheet HTML 17Page - Renesas Technology Corp SH7269 Datasheet HTML 18Page - Renesas Technology Corp SH7269 Datasheet HTML 19Page - Renesas Technology Corp SH7269 Datasheet HTML 20Page - Renesas Technology Corp SH7269 Datasheet HTML 21Page - Renesas Technology Corp SH7269 Datasheet HTML 22Page - Renesas Technology Corp SH7269 Datasheet HTML 23Page - Renesas Technology Corp SH7269 Datasheet HTML 24Page - Renesas Technology Corp SH7269 Datasheet HTML 25Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 26 page
background image
SH7268/SH7269 Group
Transmission/Reception of Renesas SPDIF Interface
6.8.8
Interrupt Function of RSPDIF
Figure 6.10 shows the Interrupt Function of RSPDIF.
io_rspdif_isr
Read interrupt status and
identify valid bit
return
Obtain interrupt status information allowed by CTRL register from STAT register
Dummy read STAT register and
secure the time for flag clear
No
Other interrupt sources
Transmitter user info. empty
(TUIR=1)
Secure time for clearing interrupt
source flag
Receiver user info. full
(RUIR=1)
Transmitter channel
status empty (CSTX=1)
Receiver channel
status full
(CSRX=1)
Transmission error
valid or invalid?
Error occurred?
Valid (TEIE=1)
Invalid
(TEIE=0)
Clear TME bit and TDE bit of CTRL register
Restart SPDIF transmission
io_spdout_start
Stop operation and DMA transfer of
transmitter module
Clear error flag
Yes
Write channel status info. to
data register
Clear update notification (NCSI bit)
Read channel status info. from
data register
No
Receive error
valid or invalid?
Error occurred?
Valid (REIE=1)
Invalid (REIE=0)
Clear RME bit and RDE bit of CTRL register
Dummy read STAT register and wait until flag is cleared after
clearing RME bit and RDE bit of CTRL register
Restart SPDIF reception
io_spdin_start
Stop operation and DMA transfer of
receiver module
Clear error flag
Yes
Dummy read STAT register and wait until flag is cleared after
clearing TME bit and TDE bit of CTRL register
Yes
(register full)
Empty flag negated?
Write user info. (4-byte) to
data register
Wait for maximum one frame
Read user info. (4-byte) from
data register
No (flag kept empty)
Figure 6.10 Interrupt Function of RSPDIF
R01AN1188EJ0100 Rev.1.00
Page 21 of 23
Jul. 27, 2012



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com