Uniform Sector

Standard and Dual Serial Flash

GD25WD10C/05C

13

7.2. Write Enable (WREN) (06H)

The Write Enable (WREN) command is for setting the Write Enable Latch (WEL) bit to 1. The Write Enable Latch

(WEL) bit must be set prior to every Page Program (PP), Sector Erase (SE), Block Erase (BE), Chip Erase (CE) and Write

Status Register (WRSR) command.

The Write Enable (WREN) command sequence: CS# goes low  sending the Write Enable command  CS# goes

high.

Figure1. Write Enable Sequence Diagram

7.3. Write Disable (WRDI) (04H)

The Write Disable command is for resetting the Write Enable Latch (WEL) bit to 0. The WEL bit is reset by following

condition: Power-up and upon completion of the Write Status Register, Page Program, Sector Erase, Block Erase and Chip

Erase commands.

The Write Disable command sequence: CS# goes lowSending the Write Disable command CS# goes high.

Figure2. Write Disable Sequence Diagram

7.4. Read Status Register (RDSR) (05H)

The Read Status Register (RDSR) command is for reading the Status Register. The Status Register may be read at

any time, even while a Program, Erase or Write Status Register cycle is in progress.

When one of these cycles is in progress, it is recommended to check the Write In Progress (WIP) bit before sending

a new command to the device. It is also possible to read the Status Register continuously. For command code “05H”, the

SO will output Status Register bits S7~S0.

Command

0

1

2

3

4

5

6

7

06H

CS#

SCLK

SI

SO

High-Z

Command

0

1

2

3

4

5

6

7

04H

CS#

SCLK

SI

SO

High-Z