AD9929BBCZ datasheet(49/64 Pages) AD

49 / 64 page

AD9929

Rev. A | Page 49 of 64

XVSGLEN_0

XVSGACTLINE

NOTES

1. XVSGTOG_x (x = 0, 1) REFERENCES THE 13-BIT ST COUNTER

2. XVSGACTLINE (PROGRAMMABLE AT MODE_REG(1))

3. XVSGLEN (PROGRAMMABLE AT SYS_REG(14))

PROGRAMMABLE CLOCK POSITIONS

1. XVSGTOG_0 (PROGRAMMABLE AT SYS_REG(13))

2. XVSGTOG_1 (PROGRAMMABLE AT SYS_REG(13))

13-BIT

ST COUNTER

(FIXED)

XVSGTOG_0

XVSGLEN_1

XVSGTOG_1

Figure 55. Example of VSG Pulse

VSUB

SERIAL

WRITES

2 LINES

3 LINES

Figure 56. VSUB Timing Example

VSUB TIMING

The CCD readout bias (VSUB) can be programmed to accom-

modate different CCDs. VSUB on and off toggle positions and

polarity are controlled using VSUBTOG (Address 0x0D) and

VSUBPOL (Address 0x0D) registers, respectively, as described

in Table 36. Since the VSUBTOG is an 11-bit register, the VSUB

on position is programmable within any line. Figure 56 shows

an example of controlling VSUB using these registers.

Table 36. VSUB Registers

Name

Bit

Width

Type

Range

(Lines)

Description

VSUBPOL

Control

–

VSUBTOG

Control

0–2048

(0 = Low,

1 = High)

VSUB toggle

position

VSUB Placement and Polarity

Figure 56 shows the sequence of events for programming the

VSUB on and off toggle positions and polarity.

Program VSUBTOG = 2 and VSUBPOL = 1.

Since the VSUBTOG and VSUBPOL are VD synchronous

type registers, the falling edge of VD updates the serial

writes from Step 1.

VSUB is asserted high after two HD cycles.

Program VSUBTOG = 3 and VSUBPOL = 0.

Since the VSUBTOG and VSUBPOL are VD synchronous

type registers, the falling edge of VD updates the serial

writes from Step 4.

VSUB is asserted low after three HD cycles.

AD9929BBCZ データシート(PDF) 49 Page - Analog Devices

AD9929BBCZ データシート(HTML) 49 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

データシートダウンロード