データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

A43E06321 データシート(PDF) 2 Page - AMIC Technology

部品番号 A43E06321
部品情報  512K X 32 Bit X 2 Banks Low Power Synchronous DRAM
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AMICC [AMIC Technology]
ホームページ  http://www.amictechnology.com
Logo AMICC - AMIC Technology

A43E06321 データシート(HTML) 2 Page - AMIC Technology

  A43E06321 Datasheet HTML 1Page - AMIC Technology A43E06321 Datasheet HTML 2Page - AMIC Technology A43E06321 Datasheet HTML 3Page - AMIC Technology A43E06321 Datasheet HTML 4Page - AMIC Technology A43E06321 Datasheet HTML 5Page - AMIC Technology A43E06321 Datasheet HTML 6Page - AMIC Technology A43E06321 Datasheet HTML 7Page - AMIC Technology A43E06321 Datasheet HTML 8Page - AMIC Technology A43E06321 Datasheet HTML 9Page - AMIC Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 46 page
background image
A43E06321
Preliminary
512K X 32 Bit X 2 Banks Low Power Synchronous DRAM
PRELIMINARY
(July, 2005, Version 0.0)
1
AMIC Technology, Corp.
Features
Low power supply
- VDD: 1.8V
VDDQ : 1.8V
LVCMOS compatible with multiplexed address
Two banks / Pulse
RAS
MRS cycle with address key programs
- CAS Latency (2 & 3)
- Burst Length (1,2,4,8 & full page)
- Burst Type (Sequential & Interleave)
All inputs are sampled at the positive going edge of the
system clock
Deep Power Down Mode
DQM for masking
Auto & self refresh
64ms refresh period (4K cycle)
Self refresh with programmable refresh period through
EMRS cycle
Programmable Power Reduction Feature by partial
array activation during Self-refresh through EMRS
cycle
Auto TCSR
Industrial operating temperature range: -40ºC to +85ºC
for -U series.
Available in 90 Balls CSP (8mm X 13mm)
Package is available to lead free (-F series)
Clock Frequency (max) : 105MHz @ CL=3 (-95)
133MHz @ CL=3 (-75)
General Description
The
A43E06321
is
33,554,432
bits
Low
Power
synchronous high data rate Dynamic RAM organized as 2
X 524,288 words by 32 bits, fabricated with AMIC’s high
performance CMOS technology. Synchronous design
allows precise cycle control with the use of system clock.
I/O transactions are possible on every clock cycle. Range
of operating frequencies, programmable latencies allows
the same device to be useful for a variety of high
bandwidth,
high
performance
memory
system
applications.
Pin Configuration
90 Balls CSP (8 mm x 13 mm)
Top View
90 Ball (8X13) CSP
1
2
3
7
8
9
A
DQ26
DQ24
VSS
VDD
DQ23
DQ21
B
DQ28
VDDQ
VSSQ
VDDQ
VSSQ
DQ19
C
VSSQ
DQ27
DQ25
DQ22
DQ20
VDDQ
D
VSSQ
DQ29
DQ30
DQ17
DQ18
VDDQ
E
VDDQ
DQ31
NC
NC
DQ16
VSSQ
F
VSS
DQM3
A3
A2
DQM2
VDD
G
A4
A5
A6
A10
A0
A1
H
A7
A8
NCNCNC
NC
J
CLK
CKE
A9
BA
CS
RAS
K
DQM1
NC
NC
CAS
WE
DQM0
L
VDDQ
DQ8
VSS
VDD
DQ7
VSSQ
M
VSSQ
DQ10
DQ9
DQ6
DQ5
VDDQ
N
VSSQ
DQ12
DQ14
DQ1
DQ3
VDDQ
P
DQ11
VDDQ
VSSQ
VDDQ
VSSQ
DQ4
R
DQ13
DQ15
VSS
VDD
DQ0
DQ2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com