データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

CDCDB2000NPPR データシート(PDF) 25 Page - Texas Instruments

Click here to check the latest version.
部品番号 CDCDB2000NPPR
部品情報  CDCDB2000 DB2000QL-Compliant 20-Output Clock Buffer for PCIe Gen 1 to Gen 5
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI1 [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI1 - Texas Instruments

CDCDB2000NPPR データシート(HTML) 25 Page - Texas Instruments

Back Button CDCDB2000NPPR Datasheet HTML 21Page - Texas Instruments CDCDB2000NPPR Datasheet HTML 22Page - Texas Instruments CDCDB2000NPPR Datasheet HTML 23Page - Texas Instruments CDCDB2000NPPR Datasheet HTML 24Page - Texas Instruments CDCDB2000NPPR Datasheet HTML 25Page - Texas Instruments CDCDB2000NPPR Datasheet HTML 26Page - Texas Instruments CDCDB2000NPPR Datasheet HTML 27Page - Texas Instruments CDCDB2000NPPR Datasheet HTML 28Page - Texas Instruments CDCDB2000NPPR Datasheet HTML 29Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 33 page
background image
25
CDCDB2000
www.ti.com
SNAS787 – NOVEMBER 2019
Product Folder Links: CDCDB2000
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Typical Application (continued)
8.2.2.1 Output Enable Control Method
If the SMBus and OE# pins should be used for controlling output states, the SBEN pin should be tied to a low
potential. This could be selected for hot swapping where pin control by a CPLD or other hot swap controller is
needed to enable/disable the reference clock to safeguard against backdriving a connected device.
8.2.2.2 SMBus Address
An SMBus address should be selected from the listed potential addresses in Table 1. The appropriate pullup or
pulldown resistor should be placed on the SADRx pins as indicated in the table. Ensure the SMBus address is
not already in use to avoid conflict.
8.2.3 Application Curve
The graph listed in Table 16 is used as both an application curve and a typical characteristics plot (see the
Typical Characteristics section).
Table 16. Table of Graphs
TITLE
FIGURE
CDCDB2000 Clock Out (CK0:19) Phase Noise
Figure 5



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com