| データシートサーチシステム |
|
S8233C データシート(PDF) 2 Page - Seiko Instruments Inc |
|
|
|||||||||||||||||||||||||||||
S8233C データシート(HTML) 2 Page - Seiko Instruments Inc |
|
2 / 26 page ![]() BATTERY PROTECTION IC FOR 3-SERIAL-CELL PACK S-8233C Series Rev.4.0_00 Seiko Instruments Inc. 2 Block Diagram Battery 1 Over charge Battery 3 Over discharge Battery 3 Over charge Battery 2 Over charge Battery 2 Over discharge Over charge delay circuit Battery 1 Over discharge Reference voltage 3 Reference voltage 2 Reference voltage 1 Control Logic Over current detection circuit Over discharge delay circuit Over current1‚ delay circuit Over current 2,3 delay circuit - + - + - + - + - + - + DOP VMP COVT CDT CCT COP CTL VSS DSO VC2 ISO CSO VC1 VCC Floating detection circuit Over charge Over current Over discharge Figure 1 The delay time for over current detection 2 and 3 is fixed by an internal IC circuit. The delay time cannot be changed via an external capacitor. If one of the battery voltages becomes higher than the over charge detection voltage (VCU), the CSO terminal goes high. If one of the battery voltages becomes lower than the over discharge detection voltage (VDD), the DSO terminal goes high. If S-8233C series detect over current, the ISO terminal goes high. In normal state each terminal output ‘Low’. |
|
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |