データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

74ACT157 データシート(PDF) 2 Page - ON Semiconductor

部品番号 74ACT157
部品情報  Quad 2-Input Multiplexer
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  ONSEMI [ON Semiconductor]
ホームページ  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

74ACT157 データシート(HTML) 2 Page - ON Semiconductor

  74ACT157 Datasheet HTML 1Page - ON Semiconductor 74ACT157 Datasheet HTML 2Page - ON Semiconductor 74ACT157 Datasheet HTML 3Page - ON Semiconductor 74ACT157 Datasheet HTML 4Page - ON Semiconductor 74ACT157 Datasheet HTML 5Page - ON Semiconductor 74ACT157 Datasheet HTML 6Page - ON Semiconductor 74ACT157 Datasheet HTML 7Page - ON Semiconductor 74ACT157 Datasheet HTML 8Page - ON Semiconductor 74ACT157 Datasheet HTML 9Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 10 page
background image
MC74AC157, MC74ACT157
http://onsemi.com
2
Figure 2. Logic Symbol
S
EI0a I1a I0b I1b
Zb
I0c I1c I0d I1d
Za
Zc
Zd
FUNCTIONAL DESCRIPTION
The
MC74AC157/74ACT157
is
a
quad
2−input
multiplexer. It selects four bits of data from two sources
under the control of a common Select input (S). The Enable
input (E) is active−LOW. When E is HIGH, all of the outputs
(Z) are forced LOW regardless of all other inputs. The
MC74AC157/74ACT157 is the logic implementation of a
4−pole, 2−position switch where the position of the switch
is determined by the logic levels supplied to the Select input.
The logic equations for the outputs are shown below:
Za = E(I1aS+I0aS)
Zb = E(I1bS+I0bS)
Zc = E(I1cS+I0cS)
Zd = E(I1dS+I0dS)
A common use of the MC74AC157/74ACT157 is the
moving of data from two groups of registers to four common
output busses. The particular register from which the data
comes is determined by the state of the Select input. A less
obvious
use
is
as
a
function
generator.
The
MC74AC157/74ACT157 can generate any four of the
sixteen different functions of two variables with one
variable common. This is useful for implementing gating
functions.
Figure 3. Logic Diagram
I0a
I1a
I0b
I1b
I0c
I1c
I0d
I1d
E
S
Za
NOTE:
This diagram is provided only for the understanding of logic
operations and should not be used to estimate propagation delays.
Zb
Zc
Zd



Html Pages

1 2 3 4 5 6 7 8 9 10


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com