データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

845GL データシート(PDF) 101 Page - Intel Corporation

部品番号 845GL
部品情報  Intel 82845G/82845GL/82845GV Graphics and Memory Controller Hub (GMCH)
PDF  193 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  INTEL [Intel Corporation]
ホームページ  http://www.intel.com
Logo INTEL - Intel Corporation

845GL データシート(HTML) 101 Page - Intel Corporation

Back Button 845GL Datasheet HTML 97Page - Intel Corporation 845GL Datasheet HTML 98Page - Intel Corporation 845GL Datasheet HTML 99Page - Intel Corporation 845GL Datasheet HTML 100Page - Intel Corporation 845GL Datasheet HTML 101Page - Intel Corporation 845GL Datasheet HTML 102Page - Intel Corporation 845GL Datasheet HTML 103Page - Intel Corporation 845GL Datasheet HTML 104Page - Intel Corporation 845GL Datasheet HTML 105Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 101 / 193 page
background image
Intel® 82845G/82845GL/82845GV GMCH Datasheet
101
Register Description
3.5.3.21
PMCAP—Power Management Capabilities Register (Device 2)
Address Offset:
D2h
−D3h
Default Value:
0021h
Access:
RO
Size:
16 bits
3.5.3.22
PMCS—Power Management Control/Status Register (Device 2)
Address Offset:
D4h
−D5h
Default Value:
0000h
Access:
R/W, RO
Size:
16 bits
Bit
Description
15:11
PME Support.
Hardwired to 0. This field indicates the power states in which the IGD may assert
PME#. The IGD does not assert the PME# signal.
10
D2.
Hardwired to 0. The D2 power management state is not supported.
9
D1.
Hardwired to 0. The D1 power management state is not supported.
8:6
Reserved. Read as zeros.
5
Device Specific Initialization (DSI).
Hardwired to 1 to indicate that special initialization of the IGD is
required before generic class device driver is to use it.
4
Auxiliary Power Source.
Hardwired to 0.
3
PME Clock.
Hardwired to 0. The IGD does not support PME# generation.
2:0
Version.
Hardwired to 001b to indicate there are 4 bytes of power management registers
implemented.
Bit
Description
15
PME_Status—RO.
Hardwired to 0. The IGD does not support PME# generation from D3 (cold).
14:13
Data Scale (Reserved)—RO.
Hardwired to 0. The IGD does not support data register.
12:9
Data_Select (Reserved)—RO.
Hardwired to 0. The IGD does not support data register.
8
PME_En—RO.
Hardwired to 0. PME# assertion from D3 (cold) is disabled.
7:2
Reserved. Always returns 0 when read, write operations have no effect.
1:0
PowerState—R/W.
This field indicates the current power state of the IGD and can be used to set the
IGD into a new power state. If software attempts to write an unsupported state to this field, the write
operation must complete normally on the bus, but the data is discarded and no state change occurs.
00 = D0 (Default)
01 = D1 Not Supported– Writes will be blocked and will return the previous value.
10 = D2 Not Supported– Writes will be blocked and will return the previous value.
11 = D3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com