XRT7250 datasheet(198/463 Pages) EXAR

198 / 463 page

áç

DS3/E3 FRAMER IC

XRT7250

REV. 1.1.1

179

4.2.6

Transmit Section Interrupt Processing

The Transmit Section of the XRT7250 can generate

an interrupt to the Microcontroller/Microprocessor for

the following two reasons.

• Completion of Transmission of FEAC Message

• Completion of Transmission of LAPD Message

4.2.6.1

Enabling Transmit Section Interrupts

As mentioned in Section 1.6, the Interrupt Structure,

within the XRT7250 contains two hierarchical levels:

• Block Level

• Source Level

The Block Level

The Enable State of the Block Level for the Transmit

Section Interrupts dictates whether or not interrupts

(if enabled at the source level), are actually enabled.

The user can enable or disable these Transmit Sec-

tion interrupts, at the Block Level by writing the appro-

priate data into Bit 1 (Tx DS3/E3 Interrupt Enable)

within the Block Interrupt Enable register (Address =

0x04), as illustrated below.

FIGURE 70. WAVEFORM/TIMING RELATIONSHIP BETWEEN TXLINECLK, TXPOS AND TXNEG - TXPOS AND TXNEG

ARE CONFIGURED TO BE UPDATED ON THE RISING EDGE OF

TXLINECLK

TxLineClk

TxPOS

TxNEG

t32

t30

t33

FIGURE 71. WAVEFORM/TIMING RELATIONSHIP BETWEEN TXLINECLK, TXPOS AND TXNEG - TXPOS AND TXNEG

ARE CONFIGURED TO BE UPDATED ON THE FALLING EDGE OF

TXLINECLK

TxLineClk

TxPOS

TxNEG

t31

t32

t33

XRT7250 データシート(PDF) 198 Page - Exar Corporation

XRT7250 データシート(HTML) 198 Page - Exar Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード