IS25LP032D-RBLE datasheet(52/118 Pages) ISSI

52 / 118 page

IS25LP032D

IS25WP032D

Integrated Silicon Solution, Inc.- www.issi.com

Rev. A12

08/04/2020

8.11 SECTOR ERASE OPERATION (SER, D7h/20h)

A Sector Erase (SER) instruction erases a 4 Kbyte sector before the execution of a SER instruction, the Write

Enable Latch (WEL) must be set via a Write Enable (WREN) instruction. The WEL bit is automatically reset after

the completion of Sector Erase operation.

A SER instruction is entered, after CE# is pulled low to select the device and stays low during the entire instruction

sequence The SER instruction code, and three address bytes are input via SI. Erase operation will start immediately

after CE# is pulled high. The internal control logic automatically handles the erase voltage and timing.

The progress or completion of the erase operation can be determined by reading the WIP bit in the Status Register

using a RDSR instruction.

If the WIP bit is “1”, the erase operation is still in progress. If the WIP bit is “0”, the erase operation has been

completed.

Figure 8.14 Sector Erase Sequence in SPI mode

Instruction = D7h/20h

CE #

SCK

3-byte Address

High Impedance

...

Mode 3

Mode 0

Figure 8.15 Sector Erase Sequence In QPI Mode

D7h/20h

CE#

SCK

IO[3:0]

3-byte Address

Mode 3

Mode 0

23:20 19:16 15:12 11:8

7:4

3:0

IS25LP032D-RBLE データシート(PDF) 52 Page - Integrated Silicon Solution, Inc

IS25LP032D-RBLE データシート(HTML) 52 Page - Integrated Silicon Solution, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード